

Datasheet

Three-phase BLDC Motor Controller with Built-in Pre-driver

ET8161

Fortior Technology Co., Ltd

Contents

1 System Introduction	4
1.1 Overview	4
1.3 Features	4
1.4 Typical Application Diagram.....	5
1.4.1 ET8161N in Sensor-based SVPWM Mode.....	5
1.4.2 ET8161N in Sensorless FOC Mode with Dual/Triple-shunt Current Sampling.....	6
1.4.3 ET8161T in Sensorless FOC Mode with Single-shunt Current Sampling.....	7
1.5 Functional Block Diagram	8
1.5.1 ET8161N	8
1.5.2 ET8161T	9
1.6 Pinout Diagram	10
1.6.1 ET8161N QFN32_4X4	10
1.6.2 ET8161T TSSOP28LD_9.7X4.4.....	11
1.7 Pin Definitions.....	12
1.7.1 ET8161N QFN32_4X4 Pins.....	12
1.7.2 ET8161T TSSOP28LD Pins	14
2 Package Information	16
2.1 ET8161N QFN32_4X4.....	16
2.2 ET8161T TSSOP28LD_9.7X4.4	17
3 Ordering Information	18
4 Electrical Characteristics	19
4.1 Absolute Maximum Ratings	19
4.2 Global Electrical Characteristics	19
4.3 IO Electrical Characteristics.....	20
4.4 PWM/CLOCK Input Frequency	20
4.5 6N Pre-driver Electrical Characteristics.....	20
4.6 Speed Control with Analog Voltage	21
4.7 Package Thermal Resistance	21
5 Function Descriptions	22
5.1 VREF	22
5.2 DIR.....	22
5.3 ASPEED.....	22
5.4 SPEED	22

5.5 FG/RD_SDA	22
5.6 Speed Control.....	23
5.6.1 Speed Control Modes	23
5.6.2 Speed Control Curve	23
5.7 Lead Angle Curve	24
5.8 Sleep Mode	25
5.9 Soft-on and soft-off features.....	25
5.10 Motor Lock Protection	26
5.11 Phase Loss Protection	26
5.12 Current Limiting Protection	26
5.13 Overcurrent Protection	26
5.14 Configurable Maximum Speed Protection	26
6 Revision History.....	27

ET8161 Three-phase BLDC Motor Controller with Built-in Pre-driver

1 System Introduction

1.1 Overview

ET8161 is an IC with built-in pre-driver designed for three-phase BLDC motor driver applications. Due to a high level of integration, few peripheral components are required. The chip supports sensored SVPWM (ET8161N) and sensorless FOC to reduce audible noise and minimize torque ripple in motor drives. Motor parameters, startup control parameters and speed regulation mode can be configured via GUI, and are stored in built-in EEPROM. Analog voltage input, PWM or I²C interface is available for motor speed regulation. Moreover, the chip integrates speed indicator to read motor speed in real time via FG/RD_SDA pin or I²C interface. In addition, the chip is secured with a wide range of protection features, including over-current protection (OCP), current-limiting protection (CLP), under-voltage lockout (UVLO), temperature sensor detect (TSD), motor lock protection (MLP), configurable maximum speed protection, bus voltage protection, abnormal Hall input detection (HALLERR) protection, etc. The chip also supports power closed-loop control.

1.2 Applications

Vacuum cleaners, cooling fans, exhaust fans for water heaters, etc.



ET8161N



ET8161T

1.3 Features

- VCC/VDRV range: 7V ~ 18V
- Sensorless FOC
- Hall-based FOC (Hall-IC/Hall-Sensor)
- Hall-based SVPWM (Hall-IC/Hall-Sensor)
- 6N pre-driver with configurable deadtime
- Drive current: +0.8A/-0.8A
- Constant speed control mode, constant current control mode or constant power control mode is optional.
- Forward and reverse direction control
- FG and RD output
- PWM, analog voltage input or I²C interface for motor speed regulation
- Support multi-stage lead angle curve to fit motor characteristics
- Soft-on and soft-off features protect the motor from abrupt startup and reduces current shock and noise
- Support protection features, including OCP, CLP, UVLO, TSD, MLP, configurable maximum speed protection, bus voltage protection, abnormal Hall input detection (HALLERR) protection (ET8161N), etc.

1.4 Typical Application Diagram

1.4.1 ET8161N in Sensor-based SVPWM Mode




Figure 1-1 ET8161N in Sensor-based SVPWM Mode

1.4.2 ET8161N in Sensorless FOC Mode with Dual/Triple-shunt Current Sampling




Figure 1-2 ET8161N in Sensorless FOC Mode with Dual/Triple-shunt Current Sampling

1.4.3 ET8161T in Sensorless FOC Mode with Single-shunt Current Sampling




Figure 1-3 ET8161T in Sensorless FOC Mode with Single-shunt Current Sampling

1.5 Functional Block Diagram

1.5.1 ET8161N




Figure 1-4 Functional Block Diagram of ET8161N

1.5.2 ET8161T




Figure 1-5 Functional Block Diagram of ET8161T


1.6 Pinout Diagram
1.6.1 ET8161N QFN32_4X4


Figure 1-6 ET8161N QFN32_4X4 Pinout Diagram


1.6.2 ET8161T TSSOP28LD_9.7X4.4


Figure 1-7 ET8161T TSSOP28LD Pinout Diagram

1.7 Pin Definitions

The IO types are defined as follows:

- DI = Digital Input
- DO = Digital Output
- DB = Digital Bidirectional
- AI = Analog Input
- AO = Analog Output
- P = Power Supply

1.7.1 ET8161N QFN32_4X4 Pins

Table 1-1 ET8161N QFN32_4X4 Pin Description

Pin	ET8161N QFN32	IO Type	Description
A0M	1	AI	AMP0 negative input
VREF	2	AO	ADC reference voltage output, with a 1 μ F external capacitor connected to ground
EU/ HUP	3	AI/ AI	U-phase BEMF voltage input Positive input of U-phase differential Hall sensor or input of U-phase Hall IC
A1M/ HUM	4	AI/ AI	AMP1 negative input Positive input of U-phase differential Hall sensor
A1P/ HVP	5	AI/ AI	AMP1 positive input Positive input of V-phase differential Hall sensor
EV/ HVM	6	AI/ AI	V-phase BEMF voltage input Negative input of V-phase differential Hall sensor or input of V-phase Hall IC
EW/ HWM	7	AI/ AI	W-phase BEMF voltage input Negative input of W-phase differential Hall sensor or input of W-phase Hall IC
A2P/ HWP	8	AI/ AI	AMP2 positive input Positive input of W-phase differential Hall sensor
A2M	9	AI	AMP2 negative input
VBUS	10	AI	VDC bus voltage input after voltage division
DIR	11	DI	Motor rotation control, with built-in pull-up resistor 1: Forward output phase sequence: U --> V --> W. 0: Reverse output phase sequence: U --> W --> V.
SPEED/ SCL	12	DI/ DB	Speed control input; PWM speed regulation I ² C SCL
FG/ RD_SDA	13	DO/ DB	Motor speed signal or motor block indication, with collector open-drain output I ² C SDA, configured as collector open-drain output
VSS	14	P	Ground
LU	15	DO	6N pre-driver low-side U-phase PWM output
LV	16	DO	6N pre-driver low-side V-phase PWM output
LW	17	DO	6N pre-driver low-side W-phase PWM output
VSU	18	P	6N pre-driver U-phase input, as GND reference for U-phase high-side bootstrap

Pin	ET8161N QFN32	IO Type	Description
HU	19	DO	6N pre-driver high-side U-phase PWM output
VBU	20	P	6N pre-driver high-side U-phase bootstrap power supply
VSV	21	P	6N pre-driver V-phase input, as GND reference for V-phase high-side bootstrap
HV	22	DO	6N pre-driver high-side V-phase PWM output
VBV	23	P	6N pre-driver high-side V-phase bootstrap power supply
VSW	24	P	6N pre-driver W-phase input, as GND reference for W-phase high-side bootstrap
HW	25	DO	6N pre-driver high-side W-phase PWM output
VBW	26	P	6N pre-driver high-side W-phase bootstrap power supply
VDRV	27	P	6N pre-driver power supply, 7V~18V, with an external 1 μ F ~ 10 μ F capacitor
VCC	28	P	Power input
ASPEED	29	AI	Analog voltage input for motor speed regulation
VDD5	30	P	5V LDO output
ICP	31	AI	Over-current detection input
A0P	32	AI	AMP0 positive input

1.7.2 ET8161T TSSOP28LD Pins

Table 1-2 ET8161T TSSOP28LD Pin Descriptions

Pin	ET8161T TSSOP28LD	IO Type	Description
VSV	1	P	6N pre-driver V-phase input, as GND reference for V-phase high-side bootstrap
HV	2	DO	6N pre-driver high-side V-phase PWM output
VBV	3	P	6N pre-driver high-side V-phase bootstrap power supply
VSW	4	P	6N pre-driver W-phase input, as GND reference for W-phase high-side bootstrap
HW	5	DO	6N pre-driver high-side W-phase PWM output
VBW	6	P	6N pre-driver high-side W-phase bootstrap power supply
VCC	7	P	Power input
ASPEED	8	AI	Analog voltage input for motor speed regulation
VDD5	9	P	5V LDO output
A0P	10	AI	AMP0 positive input
A0M	11	AI	AMP0 negative input
EU/ HUP	12	AI/ AI	U-phase BEMF voltage input Positive input of U-phase differential Hall sensor or input of U-phase Hall IC
A1M/ HUM	13	AI/ AI	AMP1 negative input Positive input of U-phase differential Hall sensor
A1P/ HVP	14	AI/ AI	AMP1 positive input Positive input of V-phase differential Hall sensor
EV/ HVM	15	AI/ AI	V-phase BEMF voltage input Negative input of V-phase differential Hall sensor or input of V-phase Hall IC
EW/ HWM	16	AI/ AI	W-phase BEMF voltage input Negative input of W-phase differential Hall sensor or input of W-phase Hall IC
A2P/ HWP	17	AI/ AI	AMP2 positive input Positive input of W-phase differential Hall sensor
VBUS	18	AI	VDC bus voltage input after voltage division
DIR	19	DI	Motor rotation control, with built-in pull-up resistor 1: Forward output phase sequence: U --> V --> W. 0: Reverse output phase sequence: U --> W --> V.
SPEED/ SCL	20	DI/ DB	Speed control input; PWM speed regulation I ² C SCL
FG/ RD_SDA	21	DO/ DB	Motor speed signal or motor block indication, with collector open-drain output I ² C SDA, configured as collector open-drain output
VSS	22	P	Ground

Pin	ET8161T TSSOP28LD	IO Type	Description
LU	23	DO	6N pre-driver low-side U-phase PWM output
LV	24	DO	6N pre-driver low-side V-phase PWM output
LW	25	DO	6N pre-driver low-side W-phase PWM output
VSU	26	P	6N pre-driver U-phase input, as GND reference for U-phase high-side bootstrap
HU	27	DO	6N pre-driver high-side U-phase PWM output
VBU	28	P	6N pre-driver high-side U-phase bootstrap power supply

2 Package Information

2.1 ET8161N QFN32_4X4




Figure 2-1 ET8161N QFN32_4X4 Package Drawings and Dimensions

2.2 ET8161T TSSOP28LD_9.7X4.4




Figure 2-2 ET8161T TSSOP28LD_9.7X4.4 Package Drawings and Dimensions

3 Ordering Information

Table 3-1 Model Selections

Model	Power Supply (V)	Driver Interface	Control Features						Protection Features						Operating Temperature T _j (°C)	Lead-free	Package	
	VCC/VDRV		Driver Type	Speed Regulation			Forward and Reverse Rotation	Initial Position Detection	OCP/CLP	UVLO	OVL	MLP	HALLERR	TSD				Phase Loss Protection
				I ² C	PWM	Analog Voltage												
ET8161N	7 ~ 18	6N Pre-driver	Sensored/ Sensorless Sine-wave	√	√	√	√	√	√	√	√	√	√	√	√	-40 ~ 150	√	QFN32 (4x4mm)
ET8161T	7 ~ 18	6N Pre-driver	Sensorless Sine-wave	√	√	√	√	√	√	√	√	√	-	√	√	-40 ~ 150	√	TSSOP28LD (9.7X4.4mm)

4 Electrical Characteristics

4.1 Absolute Maximum Ratings

 Table 4-1 Absolute Maximum Ratings^[1]

 (T_A = 25°C and VCC = 15V unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Operating Ambient Temperature T _A		-40	-	85	°C
	VCC ≤ 12V, I _{VCC} ≤ 30mA	-40	-	105	°C
Operating Junction Temperature T _J		-40	-	150	°C
Storage Temperature		-55	-	150	°C
VCC to VSS Voltage		-0.3	-	30	V
VDD5 to VSS Voltage		-0.3	5	6.5	V
VDRV to VSS Voltage		-0.3	-	25	V
High-side Floating Absolute Voltage V _{BU,BV,BW}		-0.3	-	160	V
High-side Floating Offset Voltage V _{SU,SV,SW}		V _{BU,BV,BW} - 25	-	V _{BU,BV,BW} + 0.3	V
High-side Output Voltage V _{HU,HV,HW}		V _{SU,SV,SW} - 0.3	-	V _{BU,BV,BW} + 0.3	V
Low-side Output Voltage V _{LU,LV,LW}		-1.3	-	V _{DRV} + 0.3	V
Other IOs to VSS Voltage		-0.3	-	VDD5 + 0.3	V

Note:

[1] Stress values greater than "Absolute Maximum Ratings" listed above may cause irremediable damages to the device. These are stress ratings only, and it is NOT recommended to use your device in conditions that go beyond these stress ratings. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.

4.2 Global Electrical Characteristics

Table 4-2 Global Electrical Characteristics

 (T_A = 25°C and VCC = 15V unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
VCC/VDRV Operating Voltage		7	-	18	V
VDD5 Operating Voltage		3	-	5.5	V
V _{BU,BV,BW} Floating Voltage		-	-	160	V
V _{BU,BV,BW} to V _{SU,SV,SW} Voltage		-	-	18	V
System Clock Rate		23.5	24	24.5	MHz
I _{VCC} Operating Current		-	15	25	mA
I _{VCC} Standby Current		5	7	10	mA

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I _{VCC} Sleep-mode Current		-	50	100	μA
VCC UVLO Threshold Voltage		6.5	7	7.5	V
VCC UVLO Release Voltage		7.5	8	8.5	V

4.3 IO Electrical Characteristics

Table 4-3 IO Electrical Characteristics

(TA = 25°C and VCC = 15V unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
High-level Input Voltage V _{IH} (DIR/SPEED/FG)		0.6*VDD5	-	-	V
Low-level Input Voltage V _{IL} (DIR/SPEED/FG)		-	-	0.2*VDD5	V
SPEED/DIR/A1P Pull-up Resistor		-	33	-	kΩ
SPEED Pull-down Resistor		-	22	-	kΩ
EW/EV/EU/A2M Pull-up Resistor		-	5.6	-	kΩ
V _{OH} DRV High-level Output Voltage	I _O = 20mA	-	0.2	0.34	V
V _{OL} DRV Low-level Output Voltage	I _O = 20mA	-	0.1	0.17	V
I _{OH} DRV High-level Output Short-circuit Pulsed Current	V _O = 0V	0.5	0.8	-	A
I _{OL} DRV Low-level Output Short-circuit Pulsed Current	V _O = 15V	0.5	0.8	-	A

4.4 PWM/CLOCK Input Frequency

Table 4-4 PWM/CLOCK Input Frequency

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
PWM Input Frequency		100	-	100k	Hz
CLOCK Input Frequency		20	-	1400	Hz

4.5 6N Pre-driver Electrical Characteristics

Table 4-5 ET8161N 6N Pre-driver Electrical Characteristics

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
High-level Peak Output Current		-	0.8	-	A
Low-level Peak Output Current		-	0.8	-	A
VDRV Operating Voltage		7	-	18	V
High-side Floating Voltage V _{BU,BV,BW}		-	-	140	V
High-side Floating Offset Voltage V _{SU,SV,SW}		V _{BU,BV,BW} - 18	-	V _{BU,BV,BW} - 7	V
VDRV UVLO Threshold Voltage		4.3	4.8	5.3	V

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
VDRV UVLO Release Voltage		4	4.5	5	V
VDRV UVLO Hysteresis Voltage		0.2	0.3	-	V
Output Rise Time	1nF load, from 10% to 90%	-	30	70	ns
Output Fall Time	1nF load, from 90% to 10%	-	30	70	ns
Deadtime	DT	-	100	-	ns

Table 4-6 ET8161T 6N Pre-driver Electrical Characteristics

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
High-level Peak Output Current		-	0.8	-	A
Low-level Peak Output Current		-	0.8	-	A
VCC Supply Voltage		7	-	18	V
High-side Floating Voltage $V_{BU,BV,BW}$		-	-	140	V
High-side Floating Offset Voltage $V_{SU,SV,SW}$		$V_{BU,BV,BW} - 18$	-	$V_{BU,BV,BW} - 7$	V
Output Rise Time	1nF load, from 10% to 90%	-	30	70	ns
Output Fall Time	1nF load, from 90% to 10%	-	30	70	ns
Deadtime	DT	-	100	-	ns

4.6 Speed Control with Analog Voltage

Table 4-7 Speed Control with Analog Voltage

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
ASPEED Input Voltage		0	-	VDD5	V

4.7 Package Thermal Resistance

Table 4-8 QFN32 Package Thermal Resistance

Parameter	Test Conditions	Value	Unit
Junction-to-ambient Temperature Thermal Resistance $\theta_{JA}^{[1]}$	JEDEC standard, 2S2P PCB	47	°C/W
	JEDEC standard, 1S0P PCB	74	°C/W
Junction-to-case Temperature Thermal Resistance $\theta_{JC}^{[1]}$	JEDEC standard, 2S2P PCB	20	°C/W

Table 4-9 TSSOP28LD Package Thermal Resistance

Parameter	Test Conditions	Value	Unit
Junction-to-ambient Temperature Thermal Resistance $\theta_{JA}^{[1]}$	JEDEC standard, 2S2P PCB	64	°C/W
	JEDEC standard, 1S0P PCB	81	°C/W
Junction-to-case Temperature Thermal Resistance $\theta_{JC}^{[1]}$	JEDEC standard, 2S2P PCB	19	°C/W

Note:

[1] The actual measurements may vary depending on the conditions.

5 Function Descriptions

5.1 VREF

VREF is applied to internal digital logic and analog circuits only, and cannot be used for external circuits. A capacitor of 1 μ F or above shall be added at VREF pin to stabilize the power supply.

5.2 DIR

Forward or reverse direction control (DIR) pin is used to reverse motor rotation by changing the DIR level. Pull-ups make the pin state as "High" (or "1") by default.

5.3 ASPEED

Analog voltage for motor speed regulation (ASPEED) pin is used to input analog voltage for speed regulation.

5.4 SPEED

Speed control (SPEED) pin is used to input duty cycle for speed regulation depending on the settings. In addition, SPEED pin serves as the clock line (SCL) for I²C communication.

5.5 FG/RD_SDA

Speed detection and fault indication (FG/RD/SDA) pin is an open-drain output. When this pin is set to FG, it outputs speed feedback signal to indicate rotation speed of the motor, and when it is set to RD, it outputs high-level signal to indicate the fault state. In addition, the pin serves as the data line (SDA) for I²C communication.

Configuring FG/RD_SDA to FG outputs FG signal, that is, FG/RD_SDA pin is selected to output FG signal. The output frequency of FG signal is determined by FGDIV (frequency division coefficient) and FGMUL (frequency multiplication coefficient). FGMUL can be set as 1, 3, 4 and 12, while FGDIV as 1, 1/3, 1/4 and 1/5. k (coefficient of output frequency) = FGMUL * FGDIV.

Table 5-1 FG Configurations

Coefficient of Output Frequency (k)		FGMUL			
		1	3	4	12
FGDIV	1	1	3	4	12
	1/3	1/3	3/3	4/3	12/3
	1/4	1/4	3/4	4/4	12/4
	1/5	1/5	3/5	4/5	12/5

The number of FG signals in one mechanical cycle is equal to $pp*k$ (pp refers to pole-pair number of the motor).

Example: For a 4-pole-pair motor, if FGMUL is set as 3 and FGDIV as 1/4, that is, $k = 3/4$, three FG signals are displayed in one mechanical cycle ($4 * 3/4$).




Figure 5-1 FG Output Waveforms at $k = 1$ and $k = 3/4$

In sensed mode (ET8161N), if FG3 or FG1 frequency multiplication to follow Hall output is configured, FG signals are output based on the corresponding settings. Otherwise, FG signals are output based on the configured FGDIV and FGMUL.

5.6 Speed Control

5.6.1 Speed Control Modes

The chip supports three types of speed control input interface: PWM, analog voltage and I²C, and only one of them can be chosen at a time. If analog voltage is selected, voltage value input to the ASPEED pin controls the speed; if PWM is selected, duty cycle of PWM input to SPEED pin controls the speed, and if I²C is selected, SPEED pin serves as the clock line (SCL) and FG/RD_SDA pin as the data line (SDA).

5.6.2 Speed Control Curve

The control waveform is presented as below, where x-coordinate refers to the duty cycle of PWM input (In I²C control and analog control modes, the input can be converted to the corresponding PWM duty cycle.), and y-coordinate refers to the output duty cycle, which represents different physical quantities in different control modes.

The speed control curve is configured by setting the output duty cycle at the start and end points. The start point is determined by X_ON and Y_ON, and the end point by X_Max and Y_Max. The output of other points between them increases linearly as the input varies.

The y-coordinate represents Duty in voltage-loop control mode; Speed in speed-loop control mode; and Current in current-loop control mode.




Figure 5-2 Output Curve in Speed-loop or Current-loop Mode (PwmOffMode = 0)




Figure 5-3 Output Curve in Speed-loop or Current-loop Mode (PwmOffMode = 1)

5.7 Lead Angle Curve

In sensored SVPWM control mode, lead angle curve corresponding to duty cycle of the voltage output is shown in Figure 5-4, where x-coordinate denotes duty cycle of the PWM voltage and y-coordinate represents the lead angle. The multi-stage lead angle curve is developed by setting lead angle at 9 points, which better fits the motor characteristics. Such 9 points are 0%, 12.5%, 25%, 37.5%, 50%, 62.5%, 75%, 87.5% and 100%, respectively, and the maximum angle difference between each two adjacent points is 10.547°.Figure 5-4 Lead Angle Curve




Figure 5-4 Lead Angle Curve

5.8 Sleep Mode

The motor enters sleep mode in 6s after ASPEED is set to 0V and SPEED pin is connected to GND.

Wakeup conditions: In I²C speed control mode, the chip exits sleep mode after receiving the matched I²C ID. In PWM speed control mode, the chip exits sleep mode when a high-level voltage is input to SPEED pin. In analog voltage control mode, the chip exits sleep mode when the voltage of ASPEED pin is greater than 1.5V or when a high-level voltage is input to SPEED pin.

5.9 Soft-on and soft-off features

Soft-on feature gradually increases the current during start-up process, and soft-off feature gradually decreases the current during shut-down process. The two features protect the motor from abrupt startup or shutdown and reduce noise during operation.




Figure 5-5 Soft-on Phase Current Waveform




Figure 5-6 Soft-Off Phase Current Wave

5.10 Motor Lock Protection

Motor lock protection circuitry monitors operating state of the motor. When the conditions for motor lock are satisfied, the chip shuts down and waits for 20s to decide whether to restart (depending on software settings).

5.11 Phase Loss Protection

Phase loss protection circuitry monitors operating state of the motor. When the conditions for phase loss are satisfied, the chip shuts down and waits for 20s to decide whether to restart (depending on software settings).

5.12 Current Limiting Protection

The chip supports current limiting protection in sensed SVPWM mode, where cycle-by-cycle current limiting or average current limiting can be selected. Cycle-by-cycle current limiting is typically used due to its fast response, but excessive noise is generated. Average current limiting is slow to respond, but no noise is generated.

5.13 Overcurrent Protection

When the sampling current exceeds the over-current protection threshold, the chip shuts down and waits for 6s to decide whether to restart (depending on software settings).

5.14 Configurable Maximum Speed Protection

As a means of protection, the maximum running speed can be clamped at a configurable limit.

This is particularly useful as motors may run at a significantly high speed at no-load condition or sensed SVPWM mode. By limiting the running speed, the motor is effectively protected.

6 Revision History

Rev.	Description	Date	Prepared By
V1.0	First release, translated from Chinese version 1.0.	2020/04/24	Eric Deng
V1.1	<ol style="list-style-type: none"> 1. Put the parameter “VCC Range” and “VDRV Range” together, and modified the range as “7V ~ 18V” in section 1.3 Features, 3 Ordering Information and 4.2 Global Electrical Characteristics”; 2. Updated section 1.7 Pin Definitions; 3. Updated chapter 2 Package Information; 4. Modified maximum value of VDRV to VSS Voltage “22V” in Table 4-1 Absolute Maximum Ratings as “25V”, and minimum value of High-side Floating Offset Voltage $V_{SU,SV,SV}$ “$V_{BU,BV,BW} - 22$” as “$V_{BU,BV,BW} - 25$”; 5. Added “VCC UVLO Threshold Voltage” and “VCC UVLO Release Voltage” in Table 4-2 Global Electrical Characteristics; 6. Added section 4.4 PWM/CLOCK Input Frequency, 4.5 6N Pre-driver Electrical Characteristics and 4.6 Speed Control with Analog Voltage; 7. Deleted the description “ASPEED pin withstands up to VCC”; 8. Proofread the overall document. 	2024/01/15	Eric Deng

Copyright Notice

Copyright by Fortior Technology Co., Ltd. All Rights Reserved.

Right to make changes — Fortior Technology Co., Ltd. reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. The information contained in this manual is provided for the general use by our customers. Our customers should ensure that they take appropriate action so that their use of our products does not infringe upon any patents. It is the policy of Fortior Technology Co., Ltd. to respect the valid patent rights of third parties and not to infringe upon or assist others to infringe upon such rights.

This manual is copyrighted by Fortior Technology Co., Ltd. You may not reproduce, transmit, transcribe, store in a retrieval system, or translate into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of this publication without the expressly written permission from Fortior Technology Co., Ltd. You may not alter or remove any copyright or other notice from copies of this content.

If there are any differences between the Chinese and the English contents, please take the Chinese version as the standard.

Fortior Technology Co., Ltd.

Customer service: info@fortiortech.com

URL: <http://www.fortiortech.com/global/>

Contained herein

Copyright by Fortior Technology Co., Ltd. All rights reserved.