

Datasheet

EU6812x2/61x2/62x2 **MCU Embedded and** **Configurable 3-Phase BLDC/PMSM** **Motor Controller**

Fortior Technology Co., Ltd.

Table of Contents

1 System Overview	17
1.1 Features.....	17
1.2 Application	19
1.3 Overview	19
1.4 Functional Block Diagram.....	20
1.4.1 EU6812L2 Functional Block Diagram.....	20
1.4.2 EU6812N2 Functional Block Diagram.....	21
1.4.3 EU6812S2 Functional Block Diagram	22
1.4.4 EU6861Q2 Functional Block Diagram.....	23
1.4.5 EU6861N2 Functional Block Diagram.....	24
1.4.6 EU6861NF2 Functional Block Diagram	25
1.4.7 EU6861L2 Functional Block Diagram.....	26
1.4.8 EU6812P2 Functional Block Diagram	27
1.4.9 EU6812V Functional Block Diagram	28
1.4.10 EU6862L/Q Functional Block Diagram	29
1.5 Memory Organization	30
1.5.1 Program Memory	30
1.5.2 Data Memory.....	30
1.5.3 SFR	31
1.5.4 XSFR	32
2 Pin Configuration and Functions.....	35
2.1 EU6812L2 LQFP48 Pin Definition	35
2.2 EU6812L2 Package-LQFP48.....	39
2.3 EU6812 QFN32 Pin Definition	40
2.4 EU6812N Package-QFN32	43
2.5 EU6861 QFN56 Pin Definition	44
2.6 EU6861Q Package-QFN56	49
2.7 EU6812 SSOP24 Pin Definition	50
2.8 EU6812S Package-SSOP24.....	52
2.9 EU6861 QFN40 Pin Definition	53
2.10 EU6861N2/EU6861NF2 Package-QFN40	56

2.11 EU6861 LQFP48 Pin Definition	57
2.12 EU6861L2 Package-LQFP48	61
2.13 EU6812 LQFP32 Pin Definition	62
2.14 EU6812P2 Package-LQFP32	65
2.15 EU6812V SSOP24 Pin Definition	66
2.16 EU6812V Package-SSOP24	68
2.17 EU6862L LQFP48/EU6862Q QFN48 Pin Definition	69
2.18 EU6862L Package- LQFP48	72
2.19 EU6862Q Package- QFN38	73
3 Packaging Information	74
3.1 LQFP48_7X7	74
3.2 QFN56_7X7	75
3.3 QFN32_4X4	76
3.4 QFN40_5X5	77
3.5 SSOP24_8.65x3.9	78
3.6 LQFP32_7X7	79
3.7 QFN48_7X7	80
4 Order information	81
5 Electrical Characteristics	83
5.1 Absolute Maximum Ratings	83
5.2 Electrical Characteristic	83
5.3 GPIO Electrical Characteristics	85
5.4 PWM IO Electrical Characteristics (for EU6812)	86
5.5 Predriver 6N IO Electrical Characteristics (for EU6861/EU6862)	86
5.6 ADC Electrical Characteristics	88
5.7 Reference Voltage Electrical Characteristics	88
5.8 Operational Amplifier Electrical Characteristics	89
5.9 HALL/BEMF Electrical Features	89
5.10 Electrical Characteristics of OSC	89
5.11 Reset Wlectrical Characteristics	90
5.12 LDO Eelectrical Characteristics	90
5.13 Package Tthermal Resistance	90
6 Reset Control	93
6.1 Reset Source (RST_SRC)	93

6.2 Reset Enable	93
6.3 Power-On Reset/External Reset.....	93
6.4 Low Voltage Reset	93
6.5 Watchdog Reset	93
6.6 FEDR Reset.....	93
6.7 Reset Register.....	93
7 Interrupt Control	95
7.1 Interrupt Register	95
7.1.1 IE (0xA8).....	95
7.1.2 IP0 (0xB8).....	95
7.1.3 IP1 (0xC0).....	96
7.1.4 IP2 (0xC8).....	96
7.1.5 IP3 (0xD8)	96
7.1.6 TCON (0x88).....	97
7.2 Interrupt Description.....	98
7.3 External Interrupt.....	98
8 I2C	100
8.1 Operating Instructions	101
8.1.1 Master Mode	101
8.1.2 Slave Mode	101
8.1.3 I2C Interrupt Resources.....	101
8.2 I2C Register.....	103
8.2.1 I2C_CR (0x4028)	103
8.2.2 I2C_ID (0x4029)	103
8.2.3 I2C_DR (0x402A).....	103
8.2.4 I2C_SR (0x402B).....	104
9 SPI.....	107
9.1 Operation Declaration.....	107
9.1.1 SPI Master Mode	107
9.1.1.1 Master Mode Configuration.....	107
9.1.2 SPI Slave Mode	108
9.1.2.1 Slave Configuration	108
9.1.3 SPI Interrupt Source	108
9.1.4 SPI Working Modes	108

9.1.5 Serial Clock Timing Sequence	110
9.2 SPI Register	111
9.2.1 SPI_CR0 (0x4030).....	111
9.2.2 SPI_CR1 (0x4031).....	112
9.2.3 SPI_CLK (0x4032)	112
9.2.4 SPI_DR (0x4033)	113
10 UART.....	114
10.1 UART Operation Descriptions	114
10.1.1 Mode 0	114
10.1.2 Mode 1	114
10.1.3 Mode 2	114
10.1.4 Mode 3	114
10.1.5 UART Interrupt Source	114
10.2 UART Register.....	115
10.2.1 UT_CR (0x98).....	115
10.2.2 UT_DR (0x99).....	115
10.2.3 UT_BAUD (0x9A, 0x9B).....	116
11 MDU	117
11.1 Multiplication Using Step:	117
11.2 DIV Using Step:.....	117
11.3 Note.....	118
11.4 MDU Register	118
11.4.1 MDU_CR (0xC1).....	118
11.4.2 MD_MBL (0xCA)	119
11.4.3 MD_MBH (0xCB)	119
11.4.4 MD_MAL (0xC2)	119
11.4.5 MD_MAH (0xC3).....	119
11.4.6 MD_DA0 (0xC4).....	120
11.4.7 MD_DA1 (0xC5)	120
11.4.8 MD_DA2 (0xC6)	120
11.4.9 MD_DA3 (0xC7)	120
11.4.10 MD_DB0 (0xCC).....	120
11.4.11 MD_DB1 (0xCD)	121
12 PI.....	121

12.1 PI Operation	121
12.2 PI Register.....	121
12.2.1 PI_LPF_CR (0xF9)	121
12.2.2 PI_EK (0xEA,0xEB).....	122
12.2.3 PI_UK (0xEC,0xED).....	123
12.2.4 PI_KP (0xEE,0xEF)	123
12.2.5 PI_KI (0xF2,0xF3)	123
12.2.6 PI_UKMAX (0xF4,0xF5).....	124
12.2.7 PI_UKMIN (0xF6,0xF7).....	124
13 LPF	126
13.1 LPF Operation.....	126
13.2 LPF Register	126
13.2.1 PI_LPF_CR (0xF9)	126
13.2.2 LPF_K (0xDD)	126
13.2.3 LPF_X (0xDE,0xDF).....	126
13.2.4 LPF_Y (0xE6,0xE7).....	127
14 SMDU	128
14.1 MDU Operation Process.....	128
14.1.1 Multiplication	128
14.1.2 32-Bit/16-Bit Unsigned Division	128
14.1.3 Coordinate Transformation.....	128
14.1.4 Low-Pass Filter.....	129
14.1.5 PI.....	129
14.2 SMDU Registers	129
14.2.1 MDU_CR (0xC1)	129
14.2.2 TIM234_CTRL (0x40f1)	130
15 FOC/SVPWM.....	132
15.1 FOC/SVPWM Operation	132
15.1.1 Introduction.....	132
15.1.2 Reference Input.....	132
15.1.3 PI Controller	133
15.1.4 Coordinate Transforms	133
15.1.4.1 Inverse Park Transform.....	133
15.1.4.2 Inverse Clarke Transform.....	133

15.1.4.3 Clarke Transform	134
15.1.4.4 Park Transform	134
15.1.5 SVPWM.....	134
15.1.5.1 Seven-Segment SVPWM.....	135
15.1.5.2 Five-Segment SVPWM.....	136
15.1.6 Overmodulation	136
15.1.7 Dead Zone Compensation	136
15.1.8 Current and Voltage Sampling	136
15.1.8.1 Single Resistance Sampling Mode.....	137
15.1.8.2 Dual Three Resistance Sampling Mode.....	137
15.1.8.3 Current Sampling Reference	138
15.1.9 Angle Pattern.....	138
15.1.9.1 Ramp Force Angle	139
15.1.9.2 Force Pull Angle.....	139
15.1.9.3 Estimator Angle	140
15.1.10 Real-time Motor Parameters.....	141
15.1.10.1 Downwind and Headwind Detection	142
15.1.10.2 Counter Electromotive Force Detection.....	142
15.1.10.3 Power	142
15.1.11 FG Generation.....	143
15.2 FOC Register.....	143
15.2.1 FOC_CR1 (0x40A0)	143
15.2.2 FOC_CR2 (0x40A1)	144
15.2.3 FOC_TSMIN (0x40A2).....	145
15.2.4 FOC_TGLI (0x40A3).....	145
15.2.5 FOC_TBLO (0x40A4)	145
15.2.6 FOC_TRGDLY (0x40A5)	146
15.2.7 FOC_CSO (0x40A6,0x40A7).....	146
15.2.8 FOC_RTHERSTEP (0x40A8,0x40A9)	147
15.2.9 FOC_RTHERACC (0x40AA,0x40AB).....	147
15.2.10 FOC_RTHERCNT (0x40AC)	148
15.2.11 FOC_THERCOR (0x40AD) Shared With BLDC	148
15.2.12 FOC_THERCOMP (0x40AE,0x40AF).....	149
15.2.13 FOC_DMAX (0x40B0,0x40B1)	149

15.2.14 FOC_DMIN (0x40B2,0x40B3)	149
15.2.15 FOC_QMAX (0x40B4,0x40B5)	150
15.2.16 FOC_QMIN (0x40B6,0x40B7)	150
15.2.17 FOC_UD(0x40B8,0x40B9).....	151
15.2.18 FOC_UQ (0x40BA,0x40BB)	151
15.2.19 FOC_ID (0x40BC,0x40BD).....	151
15.2.20 FOC_IQ (0x40BE,0x40BF)	152
15.2.21 FOC_IBET (0x40C0,0x40C1).....	152
15.2.22 FOC_VBET (0x40C2,0x40C3)	153
15.2.23 FOC_VALP (0x40C4,0x40C5)	153
15.2.24 FOC_IC (0x40C6,0x40C7).....	154
15.2.25 FOC_IB (0x40C8,0x40C9).....	154
15.2.26 FOC_IA(0x40CA,0x40CB)	154
15.2.27 FOC_THETA (0x40CC,0x40CD).....	155
15.2.28 FOC_ETHETA (0x40CE,0x40CF)	155
15.2.29 FOC_EALP (0x40D0,0x40D1)	156
15.2.30 FOC_EBET (0x40D2,0x40D3)	156
15.2.31 FOC_EOME (0x40D4,0x40D5)	157
15.2.32 FOC_ESQU (0x40D6,0x40D7)	157
15.2.33 FOC_POW (0x40D8,0x40D9).....	157
15.2.34 FOC_EKP (0x4074,0x4075) Shared With BLDC	158
15.2.35 FOC_EKI (0x4076,0x4077) Shared With BLDC	158
15.2.36 FOC_EBMFK (0x407C,0x407D) Shared With BLDC.....	159
15.2.37 The FOC_KSLIDE (0x4078,0x4079) Shared With BLDC.....	159
15.2.38 FOC_EKLPMIN (0x407A,0x407B) Shared With BLDC	160
15.2.39 FOC_OMEKLPF (0x407E,0x407F).....	160
15.2.40 FOC_FBASE (0x4080,0x4081).....	160
15.2.41 FOC_EFREQACC (0x4082,0x4083) Shared With BLDC	161
15.2.42 FOC_EFREQMIN (0x4084,0x4085) Shared With BLDC.....	161
15.2.43 FOC_EFREQHOLD (0x4086,0x4087) Shared With BLDC.....	162
15.2.44 FOC_EK3 (0x4088,0x4089)	163
15.2.45 FOC_EK4 (0x408A,0x408B)	163
15.2.46 FOC_EK1 (0x408C,0x408D)	163
15.2.47 FOC_EK2 (0x408E,0x408F)	164

15.2.48 FOC_IDREF (0x4090,0x4091) Shared With BLDC	164
15.2.49 FOC_IQREF (0x4092,0x4093) Shared With BLDC.....	165
15.2.50 FOC_DQKP (0x4094,0x4095) Shared With BLDC	165
15.2.51 FOC_DQKI (0x4096,0x4097) Shared With BLDC	165
15.2.52 FOC_UDCFLT (0x4098,0x4099)	166
15.2.53 FOC_CR3 (0x40ee)	166
15.2.54 FOC_DKP (0x409c,0x409d)	167
15.2.55 FOC_DKI (0x409e,0x409f)	167
15.2.56 FOC_IAMAX (0x40da,0x40db)	168
15.2.57 FOC_IBMAX (0x40dc,0x40dd)	168
15.2.58 FOC_ICMAX (0x40de,0x40df).....	169
15.2.59 FOC_EMF (0x40e0,0x40e1)	169
15.2.60 FOC_UDCPS (0x40e2,0x40e3)	170
15.2.61 FOC_UQCPS (0x40e4,0x40e5)	170
15.2.62 FOC_UQEX (0x40e6,0x40e7)	171
15.2.63 FOC_ID_LPFK (0x40e8)	171
15.2.64 FOC_IQ_LPFK (0x40e9)	172
15.2.65 FOC_KFG (0x40ea,0x40eb)	172
16 TIM1	173
16.1 Timer1 Operation	173
16.1.1 Timer Counter Unit	174
16.1.1.1 Timer Clock Controller.....	174
16.1.1.2 Basic Timer	174
16.1.1.3 Reload Timer	175
16.1.2 Input Filtering and Sampling	176
16.1.2.1 Filtering.....	176
16.1.2.2 Sampling.....	176
16.1.3 Position Detection Event.....	177
16.1.4 Writes Sequence Events.....	178
16.1.5 Timer1 Interrupt.....	178
16.2 BLDC Square Wave Application.....	179
16.2.1 Six Steps of BLDC Comutation	180
16.2.2 BLDC Working Principle.....	181
16.2.2.1 60 Degrees Benchmark	181

16.2.2.2 Commutation	181
16.2.2.3 Forced Commutation at 60 Degrees	182
16.2.2.4 Freewheel Mask	182
16.2.2.5 The Angle Between zcp and Commutation (Delayed Commutation)	182
16.2.2.6 Cycle-By-Cycle Current Limit	183
16.2.3 Debugging of BLDC is Related	183
16.2.3.1 Comparator Debugging	183
16.2.3.2 Debug of Freewheeling Mask and Commutation	183
16.3 ADC generates phase commutation signal	184
16.4 Timer1 Register	185
16.4.1 TIM1_CR0 (0x4068)	185
16.4.2 TIM1_CR1 (0x4069)	186
16.4.3 TIM1_CR2 (0x406A).....	186
16.4.4 TIM1_CR3 (0x406B).....	187
16.4.5 TIM1_CR4 (0x406C).....	188
16.4.6 TIM1_IER (0x406D).....	188
16.4.7 TIM1_SR (0x406E)	189
16.4.8 TIM1_BCOR (0x4070,0x4071)	190
16.4.9 TIM1_DBRx (x=1~7) (0x4074+2*x,0x4075*x+2*x).....	191
16.4.10 TIM1_BCNTR (0x4082,0x4083)	193
16.4.11 TIM1_BCCR(0x4084,0x4085)	193
16.4.12 TIM1_BARR (0x4086,0x4087)	194
16.4.13 TIM1_RARR (0x4088,0x4089)	194
16.4.14 TIM1_RCNTR (0x408A,0x408B).....	195
16.4.15 TIM1_ITRIP (0x4098,0x4099)	195
16.4.16 TIM1__UCOP (0x408C, 0x408D)	196
16.4.17 TIM1__UFLP (0x408E, 0x408F)	196
16.4.18 TIM1__URES (0x4090, 0x4091).....	196
16.4.19 TIM1__UIGN (0x4092, 0x4093).....	197
16.4.20 TIM1__KF (0x4094, 0x4095)	197
16.4.21 TIM1__KR (0x4096, 0x4097)	197
16.4.22 EXT0 (0x40f0)	198
17 TIM2.....	199
17.1 TIM2 Operation	199

17.1.1	Clock Controller	199
17.1.2	Reading, Writing, and Counting of TIM2_CNTR	199
17.1.3	The Output Mode	200
17.1.3.1	The Reading and Writing of TIM2_ARR/TIM2_DR	200
17.1.3.2	High/Low Level Output Mode	200
17.1.3.3	PWM Mode	200
17.1.3.4	Interrupt Event	200
17.1.4	Input Signal Filtering and Edge Detection	201
17.1.5	Input Timer Mode	201
17.1.6	Input Counter Mode	202
17.1.7	QEP&RSD Mode	204
17.1.7.1	RSD Comparator Sampling	205
17.1.8	Step Mode	206
17.2	TIM2 Register	207
17.2.1	TIM2_CR0 (0xA1)	207
17.2.2	TIM2_CR1 (0xA9)	208
17.2.3	PI_LPF_CR (0xF9)	210
17.2.4	TIM2_CNTR (0xAA,0xAB)	210
17.2.5	TIM2_DR (0xAC,0xAD)	210
17.2.6	TIM2_ARR (0xAE,0xAF)	211
18	TIM3 / TIM4	212
18.1	TIM3/TIM4 Operation	212
18.1.1	Clock Controller	212
18.1.2	Read, Write, and Count TIMx_CNTR	212
18.1.3	Output Mode	213
18.1.3.1	High/Low Level Output Mode	213
18.1.3.2	PWM Mode	213
18.1.3.3	Interrupt Event	213
18.1.4	Input Signal Filtering and Edge Detection	214
18.1.5	Input Timer Mode	214
18.1.6	FG Output Mode of Timer4	216
18.2	TIM3/TIM4 Registers	216
18.2.1	TIMx_CR0 (0x9C/0x9E) (x=3/4)	216
18.2.2	TIMx_CR1 (0x9D/0x9F)(x=3/4)	217

18.2.3 TIMx_CNTR (0xA2,0xA3/0x92,0x93) (x=3/4).....	218
18.2.4 TIMx_DR (0xA4,0xA5/0x94,0x95)(x=3/4).....	218
18.2.5 TIMx_ARR (0xA6,0xA7/0x96,0x97) (x=3/4).....	219
19 SYS_TICK	220
19.1 Instructions.....	220
19.2 Register.....	220
19.2.1 DRV_SR (0x4061).....	220
19.2.2 SYST_ARR (0x4064,0x4065).....	220
20 Driver.....	222
20.1 Instructions.....	222
20.1.1 Operating Introduction	222
20.1.2 Output Control Module.....	223
20.1.2.1 Counting Comparison Module	223
20.1.2.2 Dead Zone Module	224
20.1.2.3 Output Enablement and Polarity	224
20.1.2.4 Main Output Enablement MOE.....	226
20.1.2.5 Interrupt	226
20.1.2.5.1 Compare-Match Interrupt.....	226
20.1.2.5.2 FG Interrupt.....	227
20.1.3 PWM Output Mode (Only for EU6812).....	227
20.1.4 6N Predriver Mode (for EU6861/EU6862)	228
20.2 Register.....	229
20.2.1 DRV_CR (0x4062)	229
20.2.2 DRV_SR (0x4061).....	230
20.2.3 DRV_OUT (0xF8).....	231
20.2.4 DRV_CMR (0x405C,0x405D).....	232
20.2.5 DRV_ARR (0x405E,0x405F)	234
20.2.6 DRV_COMR (0x405A,0x405B)	234
20.2.7 DRV_DR (0x4058,0x4059)	235
20.2.8 DRV_DTR (0x4060)	235
21 WDT	237
21.1 Notes for Using WDT	237
21.2 WDT Operation Instructions	237
21.3 WDT Register.....	237

21.3.1 WDT_CR (0x4026)	237
21.3.2 WDT_REL (0x4027)	238
22 RTC and Clock Calibration	239
22.1 Functional Block Diagram of RTC	239
22.2 RTC Instructions	239
22.3 RTC Registers	239
22.3.1 RTC_TM (0x402c,0x402d)	239
22.3.2 RTC_STA (0x402e)	239
22.4 Clock Calibration.....	240
22.4.1 Clock Calibration Introduction	240
22.4.2 Clock Calibration Registers.....	240
22.4.2.1 CAL_CR0 (0x4040) CAL_CR1 (0x4041).....	240
23 IO	242
23.1 IO Operation Instructions.....	242
23.2 IO Register	242
23.2.1 P0_OE (0xFC)	242
23.2.2 P1_OE (0xFD).....	242
23.2.3 P2_OE (0xFE)	243
23.2.4 P3_OE (0xFF)	243
23.2.5 P4_OE (0xE9)	243
23.2.6 P1_AN (0x4050).....	244
23.2.7 P2_AN (0x4051).....	244
23.2.8 P3_AN (0x4052).....	245
23.2.9 P0_PU (0x4053)	245
23.2.10 P1_PU (0x4054).....	245
23.2.11 P2_PU (0x4055).....	245
23.2.12 P3_PU (0x4056).....	246
23.2.13 P4_PU (0x4057).....	246
23.2.14 PH_SEL (0x404C)	246
23.2.15 P0(0x80)/P1(0x90)/P2(0xA0)/P3(0xB0)/P4(0xE8)	247
24 ADC	248
24.1 ADC Function Block Diagram.....	248
24.2 ADC Operation Instructions	249
24.2.1 Sequential Scanning Mode.....	249

24.2.2 ADC trigger mode	250
24.3 ADC Register	250
24.3.1 ADC_CR (0x4039)	250
24.3.2 ADC_MASK={ADC_MASKH, ADC_MASKL}(0x4036~0x4037)	251
24.3.3 ADC_SCYC={ADC_MASKH[7:4], ADC_SCYCL}(0x4036[7:4],0x4038).....	252
24.3.4 ADC0_DR={ADC0_DRH,ADC0_DRL}(0x0300~0x0301)	253
24.3.5 ADC1_DR={ADC1_DRH,ADC1_DRL}(0x0302~0x0303)	253
24.3.6 ADC2_DR={ADC2_DRH,ADC2_DRL}(0x0304~0x0305)	254
24.3.7 ADC3_DR={ADC3_DRH,ADC3_DRL}(0x0306~0x0307)	254
24.3.8 ADC4_DR={ADC4_DRH,ADC4_DRL}(0x0308~0x0309)	255
24.3.9 ADC5_DR={ADC5_DRH,ADC5_DRL}(0x030A~0x030B).....	255
24.3.10 ADC6_DR={ADC6_DRH,ADC6_DRL}(0x030C~0x030D).....	256
24.3.11 ADC7_DR={ADC7_DRH,ADC7_DRL}(0x030E~0x030F)	256
24.3.12 ADC8_DR={ADC8_DRH,ADC8_DRL}(0x0310~0x0311)	257
24.3.13 ADC9_DR={ADC9_DRH,ADC9_DRL}(0x0312~0x0313)	257
24.3.14 ADC10_DR={ADC10_DRH,ADC10_DRL}(0x0314~0x0315)	258
24.3.15 ADC11_DR={ADC11_DRH,ADC11_DRL}(0x0316~0x0317)	258
25 DAC	260
25.1.1 DAC Function Block Diagram.....	260
25.1.2 DAC_CR (0x4035)	260
25.1.3 DAC_DR (0x404B).....	261
26 DMA	262
26.1 DMA Functions and Instructions	262
26.2 DMA Register.....	262
26.2.1 DMA0_CR0 (0x403A).....	262
26.2.2 DMA1_CR0 (0x403B)	263
26.2.3 DMA0_CR1 (0x403C)	264
26.2.4 DMA1_CR1 (0x403E)	265
27 VREF	266
27.1 Operation Instructions for The VREF Module	266
27.2 Registers in The VREF Module.....	267
27.2.1 VREF_VHALF_CR (XRAM: 0x404F).....	267
28 VHALF	268
28.1 VHALF Module Operation Instructions	268

28.2 Register of The VHALF Module	268
29 Op Amp	269
29.1 Op Amp Operation Instructions	269
29.1.1 Bus Current Op Amp (AMP0)	269
29.1.2 Phase Current Op Amp (AMP1/AMP2)	270
29.1.2.1 AMP1	270
29.1.2.2 AMP2	270
29.2 AMP0/AMP1/AMP2 PGA Input Mode	271
29.3 Op Amp Register	273
29.3.1 AMP_CR (0x404E).....	273
29.3.2 CMP_AMP (0x40f2)	273
29.3.3 TSD_ADJ(0x40f3)	274
30 Comparator.....	276
30.1 Comparator Operation Instructions.....	276
30.1.1 Comparator CMP3.....	276
30.1.1.1 Bus Current Protection	278
30.1.1.2 Cycle-by-cycle current limit	279
30.1.2 Comparator CMP4.....	280
30.1.3 Comparator CMP0.....	280
30.1.4 Comparator Sampling	285
30.1.5 Comparator Output.....	286
30.2 Comparator Register	286
30.2.1 CMP_CR0 (0xD5)	286
30.2.2 CMP_CR1 (0xD6)	287
30.2.3 CMP_CR2 (0xDA)	288
30.2.4 CMP_CR3 (0xDC)	291
30.2.5 CMP_SAMR (0x40AD).....	292
30.2.6 CMP_SR (0xD7).....	293
30.2.7 EVT_FILT (0xD9).....	294
31 Power Supply Module.....	295
31.1 LDO	295
31.1.1 LDO Module Operation Instructions	295
31.2 Low Pressure Test.....	298
31.2.1 Operation Instructions of Low-Voltage Detection Module	298

31.2.2 CCFG2:RST_MOD (0x401D)	298
31.2.3 CCFG1:CK_RST_CFG (0x401E)	298
31.2.4 LVSR (0xDB)	299
32 FLASH.....	301
32.1 Main Feature	301
32.2 FLA_CR: Programmable Control Register.....	301
32.3 FLA_KEY: FLASH Program Wnlock Register	301
32.4 FLASH Self-Writing Operation	302
33 CRC (Cyclic Redundancy Check Calculation Unit)	302
33.1 CRC16 Functional Block Diagram	302
33.2 CRC16 Generator Polynomial.....	303
33.3 CRC16 Bbasic Logic Diagram	303
33.4 Instructions.....	304
33.4.1 Calculates The CRC For A Single Byte	304
33.4.2 Batch computing ROM data CRC.....	304
33.5 CRC Register	305
33.5.1 Control Register: CRC_CR.....	305
33.5.2 Input Data Register: CRC_DIN	306
33.5.3 Result Output Register: CRC_DR	307
33.5.4 Automatic Calculation of The Starting Point Register: CRC_BEG.....	307
33.5.5 Automatic Block Count Register: CRC_CNT	307
34 Sleep Mode	309
34.1 Power Consumption Modes.....	309
34.2 PCON Register	310
35 Code Protection	311
36 Config Register	313
36.1 CCFG Customer Config Register	313
36.1.1 CCFG1:CK_RST_CFG	313
36.1.2 CCFG2: RST_MOD.....	314
37 Revision History	315

1 System Overview

1.1 Features

- Power supply:
 - EU6812L2:
 - Supply HV Mode (VCC_MODE=0): VCC= 5~24V
 - Dual Supply Mode (VCC_MODE=1), VCC≥VDD5: VCC= 5~36V, VDD5=5V
 - Single Supply LV Mode (VCC_MODE=1): VCC=VDD5= 3~ 5.5V
 - EU6812N2/S2/P2/V:
 - Single Supply HV Mode: VCC= 5~24V
 - Single Supply LV Mode: VCC=VDD5= 3~ 5.5V
 - EU6812N2/S2/P2/V:
 - Single Supply HV Mode: VCC= 12~20V
 - EU6861Q2:
 - Mode 1: VCC_MODE=0, VCC= 5~24V, VDRV=7~18V
 - Mode 2: VCC_MODE=1, VCC=VDD5=3~5.5V, VDRV=7~18V
 - EU6861N2/NF2/L2:
 - Mode 1: VCC=5~24V, VDRV=7~18V
- Dual core: Motor engine ME and 8051 core. ME realize FOC/BLDC control automatically by hardware; 8051 core is used in parameter configuration and daily transaction processing
- Instruction cycles are mostly 1T or 2T.
- 16KB Flash ROM, with CRC verification, support self-write and code protection
- 256 bytes IRAM, 768 bytes XRAM
- ME: Integrated LPF, proportional integrator (PI), BLDC module, FOC module
- 1T 16 x16 multiplier, 16T 32/16 divider
- 4 priority level interrupt, 15 interrupt sources
- GPIO:
 - EU6812L2: 34 GPIO
 - EU6812N2: 20 GPIO
 - EU6812S2: 12 GPIO
 - EU6861Q2: 32 GPIO
 - EU6861N2: 19 GPIO
 - EU6861NF2: 19 GPIO
 - EU6861L2: 27 GPIO
 - EU6812P2: 21 GPIO
 - EU6812V: 13 GPIO
 - EU6862L: 20 GPIO
 - EU6862Q: 20 GPIO
- Timer:
 - 2 universal programmable capture timers
 - 1 support QEP decoding programmable timer
 - 1 BLDC motor dedicated timer
 - 1 general purpose timer

- 1 RTC timer
- I2C/SPI/UART interface with DMA support
- Analog peripheral:
 - 12-bit ADC, 0.9us conversion time, select internal VREF, external VREF for reference voltage
 - Number of ADC channels:
 - EU6812L2: 12 channels
 - EU6861Q2: 12 channels
 - EU6812N2: 7 channels
 - EU6812S2: 5 channels
 - EU6861N2: 9 channels
 - EU6861NF2: 9 channels
 - EU6861L2: 11 channels
 - EU6812P2: 9 channels
 - EU6812V: 7 channels
 - EU6862L: 8 channels
 - EU6862Q: 8 channels
- Built-in VREF reference for configurable 3V, 4V, 4.5V, VDD5 (EU6812S2/P2/V can only choose VDD5 for internal reference).
- Built-in VHALF (1/2 VREF) reference output.
- 3 independent operational amplifiers (EU6812N2/S2 and EU6861N2 only have an independent op amp)
- 3-channel analog comparator
- 9-bit DAC
- Driver type:
 - PWM output (for EU6812L2/N2/S2/P/V)
 - 6N Predriver (for EU6861Q2/N2/NF2/L2、EU6862L/Q)
- BLDC control supports automatic commutation, wave-by-wave current limiting, support for HALL、BEMF position detection.
- FOC driver supports single/dual/three resistors current sampling (EU6812N2/S2 and EU6861N2 only support single resistor current sampling).
- FOC driver supports overmodulation
- Built-in oscillator:
 - 24MHz \pm 2% high speed oscillator
 - 32.8kHz low speed oscillator
 - Watchdog Time
- Two-wire FICE protocol for on chip debugging

1.2 Application

Sensorless/Sensor BLDC/PMSM, three -phase/single-phase induction motor, servo motor.

Range hoods, indoor units, ceiling fans, floor fans, vacuum cleaners, hair dryers, industrial fans, water pumps, compressors, electric vehicles, electric tools, aircraft models, etc.

1.3 Overview

EU6812x2/61x2/62x2 series is a high performance motor driver dedicated chip integrated with 8051 kernel and motor control engine (ME). 8051 kernel deals with routine affairs, ME deals with motor real-time transactions, and dual-core collaborative work realizes various high performance motor control. Most of the 8051 kernel instruction cycle is 1T or 2T, chip internal integration of high-speed operational amplifier, comparator, high-speed ADC, multiplier, divider, CRC, SPI, I2C, UART, a variety of TIMER, PWM and other functions, built-in high voltage LDO, BLDC/PMSM motor square wave, SVPWM/SPWM, FOC driver control.

For the differences between EU6812 and EU6861, please refer to the Driver chapter. The output method of EU6812 is PWM, while the output of EU6861 is 6N Predriver.

EU6812 package types: EU6812L2 (LQFP48), EU6812N2 (QFN32), EU6812S2 (SSOP24), EU6812P2 (LQFP32), EU6812V(SSOP24).

EU6861 package types: EU6861Q2 (QFN56), EU6861N2 (QFN40), EU6861L2(LQFP48).

EU6862 package types: EU6862L(LQFP48)、EU6862Q(QFN48).

For the convenience of description and differentiation, if specific packages are specified later, it means that this feature is exclusive to corresponding packages; otherwise, it is a common feature of EU6812x2/61x2/62x2 series chips.

1.4 Functional Block Diagram

1.4.1 EU6812L2 Functional Block Diagram




Figure 1-1 Functional block diagram of EU6812L2

1.4.2 EU6812N2 Functional Block Diagram




Figure 1-2 functional block diagram of EU6812N2

1.4.3 EU6812S2 Functional Block Diagram




Figure 1-3 Functional block diagram of EU6812S2

1.4.4 EU6861Q2 Functional Block Diagram




Figure 1-4 Functional block diagram of EU6861Q2

1.4.5 EU6861N2 Functional Block Diagram




Figure 1-5 Functional block diagram of EU6861N2

1.4.6 EU6861NF2 Functional Block Diagram




Figure 1-6 Functional block diagram of EU6861NF2

1.4.7 EU6861L2 Functional Block Diagram




Figure 1-7 Functional block diagram of EU6861L2

1.4.8 EU6812P2 Functional Block Diagram




Figure 1-8 Functional block diagram of EU6812P2

1.4.9 EU6812V Functional Block Diagram




Figure 1-9 Functional block diagram of EU6812V

1.4.10 EU6862L/Q Functional Block Diagram




Figure 1-10 Functional block diagram of EU6862L/Q

1.5 Memory Organization

The internal storage space is divided into program memory and data memory, which are addressed independently.




Figure 1-11 Memory space allocation

1.5.1 Program Memory

The addressable range of instruction space is 0x0000~0x3FFF. After reset, the CPU starts execution at 0x0000.

1.5.2 Data Memory

Data space is divided into external data memory and internal data memory&SFR.

The external data space is only accessible through the MOVX instruction, with the range 0x0000-0x02FF.

The internal data space is shown in Figure 1-11. 0x00-0x1F contains 4 groups registers, each group contains 8 registers; 0x20~0x2F 16Bytes support bit addressing operation; 0x30-0x7F supports direct and indirect addressing; 0x80-0xFF indirectly accesses RAM space and directly accesses SFR. The stack space is located in the internal data space.

1.5.3 SFR

Table 1-1 Special function register (SFR) address mapping

Addr	0 (8)	1 (9)	2 (A)	3 (B)	4 (C)	5 (D)	6 (E)	7 (F)
0xF8	DRV_OUT	PI_LPF_CR			P0_OE	P1_OE	P2_OE	P3_OE
0xF0	B		PI_KIL	PI_KIH	PI_UKMAXL	PI_UKMAXH	PI_UKMINL	PI_UKMINH
0xE8	P4	P4_OE	PI_EKL	PI_EKH	PI_UKL	PI_UKH	PI_KPL	PI_KPH
0xE0	ACC						LPF_YL	LPF_YH
0xD8	IP3	EVT_FILT	CMP_CR2	LVSR	CMP_CR3	LPF_K	LPF_XL	LPF_XH
0xD0	PSW	P1_IE	P1_IF	P2_IE	P2_IF	CMP_CR0	CMP_CR1	CMP_SR
0xC8	IP2	RST_SR	MDU_MBL	MDU_MBH	MDU_DB0	MDU_DB1		
0xC0	IP1	MDU_CR	MDU_MAL	MDU_MAH	MDU_DA0	MDU_DA1	MDU_DA2	MDU_DA3
0xB8	IP0							
0xB0	P3							
0xA8	IE	TIM2_CR1	TIM2_CNTRL	TIM2_CNTRH	TIM2_DRL	TIM2_DRH	TIM2_ARL	TIM2_ARH
0xA0	P2	TIM2_CR0	TIM3_CNTRL	TIM3_CNTRH	TIM3_DRL	TIM3_DRH	TIM3_ARL	TIM3_ARH
0x98	UT_CR	UT_DR	UT_BAUDL	UT_BAUDH	TIM3_CR0	TIM3_CR1	TIM4_CR0	TIM4_CR1
0x90	P1		TIM4_CNTRL	TIM4_CNTRH	TIM4_DRL	TIM4_DRH	TIM4_ARL	TIM4_ARH
0x88	TCON							
0x80	P0	SP	DPL	DPH	_KEY	FLA_CR		PCON

Notes:

1. Bit is addressable for the SFR when the lower 4 bit is 0 or 8
2. Registers with double underscores need to use a variable to read their value. If the register is read directly, the value is not correct

1.5.4 XSFR

Table 1-2 Extends The Special Function Register (XSFR) Address Mapping

Addr	0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)
0x40f0	EXT0	TIM234_CTRL	CMP_AMP	TSD_ADJ				
0x40e8	FOC_ID_LPFK	FOC_IQ_LPFK	FOC_KFGH	FOC_KFGL			FOC_CR3	
0x40e0	FOC_EMFH	FOC_EMFL	FOC_UDCPSH	FOC_UDCPSL	FOC_UQCPSH	FOC_UQCPSL	FOC_UQEXH	FOC_UQEXL
0x40d8	FOC_POWH	FOC_POWL	FOC_IAMAXH	FOC_IAMAXL	FOC_IBMAXH	FOC_IBMAXL	FOC_ICMAXH	FOC_ICMAXL
0x40d0	FOC_EALPH	FOC_EALPL	FOC_EBETH	FOC_EBETL	FOC_EOMEH	FOC_EOMEL	FOC_ESQUH	FOC_ESQUL
0x40c8	FOC_IBH	FOC_IBL	FOC_IAH	FOC_IAL	FOC_THETAH	FOC_THETAL	FOC_ETHERAH	FOC_ETHERAL
0x40c0	FOC_IBETH	FOC_IBETL	FOC_VBETH	FOC_VBETL	FOC_VALPH	FOC_VALPL	FOC_ICH	FOC_ICL
0x40b8	FOC_UDH	FOC_UDL	FOC_UQH	FOC_UQL	FOC_IDH	FOC_IDL	FOC_IQH	FOC_IQL
0x40b0	FOC_DMAXH	FOC_DMAXL	FOC_DMINH	FOC_DMINL	FOC_QMAXH	FOC_QMAXL	FOC_QMINH	FOC_QMINL
0x40a8	FOC_RTHEST EPH	FOC_RTHEST EPL	FOC_RTHEACCH	FOC_RTHEACCL	FOC_RTHECNT	FOC_THECOR/ CMP_SAMR	FOC_THECOMPH	FOC_THECOMPL
0x40a0	FOC_CR1	FOC_CR2	FOC_TSMIN	FOC_TGLI	FOC_TBLO	FOC_TRGDLY	FOC_CSOH	FOC_CSOL
0x4098	FOC_UDCFL TH/ TIM1_ITRIPH	FOC_UDCFLT L/ TIM1_ITRPL						
0x4090	FOC_IDREFH	FOC_IDREFL	FOC_IQREFH	FOC_IQREFL	FOC_DQKPH	FOC_DQKPL	FOC_DQKIH	FOC_DQKIL
0x4088	FOC_EK3H/ TIM1_RARR H	FOC_EK3L/ TIM1_RARRL	FOC_EK4H/ TIM1_RCNTRH	FOC_EK4L/ TIM1_RCNTRL	FOC_EK1H	FOC_EK1L	FOC_EK2H	FOC_EK2L
0x4080	FOC_FBASEH/ TIM1_DBR7H	FOC_FBASEL/ TIM1_DBR7L	FOC_EFREQACC H/ TIM1_BCNTRH	FOC_EFREQACC L/ TIM1_BCNTRL	FOC_EFREQMIN H/ TIM1_BCCRH	FOC_EFRQMIN L/ TIM1_BCCRL	FOC_EFREQHOLD H/ TIM1_BARRH	FOC_EFREQHOLD L/ TIM1_BARRL
0x4078	FOC_KSLIDE H/ TIM1_DBR3H	FOC_KSLIDEL/ TIM1_DBR3L	FOC_EKLPFMIN H/ TIM1_DBR4H	FOC_EKLPFMINL / TIM1_DBR4L	FOC_EBMFKH/ TIM1_DBR5H	FOC_EBMFKL/ TIM1_DBR5L	FOC_OMEKLPFH/ TIM1_DBR6H	FOC_OMEKLPFL/ TIM1_DBR6L
0x4070	TIM1_BCORH	TIM1_BCORL			FOC_EKPH/ TIM1_DBR1H	FOC_EKPL/ TIM1_DBR1L	FOC_EKIH/ TIM1_DBR2H	FOC_EKIL/ TIM1_DBR2L
0x4068	TIM1_CR0	TIM1_CR1	TIM1_CR2	TIM1_CR3	TIM1_CR4	TIM1_IER	TIM1_SR	
0x4060	DRV_DTR	DRV_SR	DRV_CR		SYST_ARRH	SYST_ARRL		
0x4058	DRV_DRH	DRV_DRL	DRV_COMRH	DRV_COMRL	DRV_CMRH	DRV_CMRL	DRV_ARRH	DRV_ARRL
0x4050	P1_AN	P2_AN	P3_AN	P0_PU	P1_PU	P2_PU	P3_PU	P4_PU
0x4048				DAC_DR	PH_SEL		AMP_CR	VREF_VHALF_CR
0x4040	CAL_CR0	CAL_CR1						
0x4038	ADC_SCYC	ADC_CR	DMA0_CR0	DMA1_CR0	DMA0_CR1H	DMA0_CR1L	DMA1_CR1H	DMA1_CR1L
0x4030	SPI_CR0	SPI_CR1	SPI_CLK	SPI_DR		DAC_CR	ADC_MASK_SYSC H	ADC_MASK_SYS CL
0x4028	I2C_CR	I2C_ID	I2C_DR	I2C_SR	RTC_TMH	RTC_TML		
0x4020		CRC_DIN	CRC_CR	CRC_DR	CRC_BEG	CRC_CNT	WDT_CR	WDT_REL

0x4018	CCFG7	CCFG6	CCFG5	CCFG4	CCFG3	CCFG2	CCFG1	CCFG0
0x03f8	LPF0_K		LPF0_X		LPF0_YH		LPF0_YL	
0x03f0	LPF1_K		LPF1_X		LPF1_YH		LPF1_YL	
0x03e8	PI0_UKH		PI0_UKL		PI0_UKMAX		PI0_UKMIN	
0x03e0	PI0_KP		PI0_EK1		PI0_EK		PI0_KI	
0x03d8	PI1_UKH		PI1_UKL		PI1_UKMAX		PI1_UKMIN	
0x03d0	PI1_KP		PI1_EK1		PI1_EK		PI1_KI	
0x03C8	MUL0_MA		MUL0_MB		MUL0_MCH		MUL0_MCL	
0x03C0	MUL1_MA		MUL1_MB		MUL1_MCH		MUL1_MCL	
0x03B8	DIV0_DB		DIV0_DQH		DIV0_DQL		DIV0_DR	
0x03B0	DIV1_DQL		DIV1_DR		DIV0_DAH		DIV0_DAL	
0x03A8	DIV1_DAH		DIV1_DAL		DIV1_DB		DIV1_DQH	
0x03A0	LPF2_K		LPF2_X		LPF2_YH		LPF2_YL	
0x0398	LPF3_K		LPF3_X		LPF3_YH		LPF3_YL	
0x0390	PI2_UKH		PI2_UKL		PI2_UKMAX		PI2_UKMIN	
0x0388	PI2_KP		PI2_EK1		PI2_EK		PI2_KI	
0x0380	PI3_UKH		PI3_UKL		PI3_UKMAX		PI3_UKMIN	
0x0378	PI3_KP		PI3_EK1		PI3_EK		PI3_KI	
0x0370	MUL2_MA		MUL2_MB		MUL2_MCH		MUL2_MCL	
0x0368	MUL3_MA		MUL3_MB		MUL3_MCH		MUL3_MCL	
0x0360	DIV2_DB		DIV2_DQH		DIV2_DQL		DIV2_DR	
0x0358	DIV3_DQL		DIV3_DR		DIV2_DAH		DIV2_DAL	
0x0350	DIV3_DAH		DIV3_DAL		DIV3_DB		DIV3_DQH	
0x0348	SCAT0_SIN		SCAT0_THE		SCAT0_RES1		SCAT0_RES2	
0x0340	SCAT1_THE		SCAT1_RES1		SCAT1_RES2		SCAT0_COS	
0x0338	SCAT2_RES1		SCAT2_RES2		SCAT1_COS		SCAT1_SIN	
0x0330	SCAT3_RES2		SCAT2_COS		SCAT2_SIN		SCAT2_THE	
0x0328	SCAT3_COS		SCAT3_SIN		SCAT3_THE		SCAT3_RES1	
0x0310	AD8_DRH	AD8_DRL	AD9_DRH	AD9_DRL	AD10_DRH	AD10_DRL	AD11_DRH	AD11_DRL
0x0308	AD4_DRH	AD4_DRL	AD5_DRH	AD5_DRL	AD6_DRH	AD6_DRL	AD7_DRH	AD7_DRL
0x0300	AD0_DRH	AD0_DRL	AD1_DRH	AD1_DRL	AD2_DRH	AD2_DRL	AD3_DRH	AD3_DRL

Notes:

1. Registers with double underscores require a variable to read their value. If the register is read directly, the value is not correct.

2. The chip SFR is divided into two parts, one is mapped in the SFR region of the internal data space and the other is mapped in the external data space.

2 Pin Configuration and Functions

2.1 EU6812L2 LQFP48 Pin Definition

Table 2-1 EU6812L2 LQFP48 Pin Definition

Name	EU6812L2 LQFP48	Types	Description
P2.2 / CMP2M / AMP2M	1	DB / AI / AI	GPIO P2.2, configurable as input for INT1 BEMF2 negative input AMP2 negative input
P2.3 / AD1 / AMP2O / CMP4P	2	DB / AI / AO / AI	GPIO P2.3, configurable as input for INT1 ADC channel 1 input is used to collect the signal amplified by phase current 2 AMP2 output CMP4 positive input
P2.4 / AD2	3	DB / AI	GPIO P2.4, configurable as input for INT1 ADC channel 2 input, bus voltage signal input
P2.5 / AD3	4	DB / AI	GPIO P2.5, configurable as input for INT1 ADC channel 3 input
P2.6 / CMP3M / DA0 / AD11	5	DB / AI / AO / AI	GPIO P2.6, configurable as input for INT1 Overcurrent reference signal input, negative input of CMP3 Internal DAC voltage outputs without buffer ADC channel 11 input
P2.7 / AD4 / CMP3P / AMP0O / CMP4M	6	DB / AI / AI / AO / AI	GPIO P2.7, configurable as input for INT1 ADC channel 4 input is used to collect amplified bus current signal The positive input of CMP3 is connected with the bus current sampling signal for detecting over current AMP0 output, output the voltage after amplifying the bus current Negative input of CMP4
P3.0 / AMP0M	7	DB / AI	GPIO P3.0 AMP0 negative input for amplifying bus current signal
P3.1 / AMP0P	8	DB / AI	GPIO P3.1 Positive input of AMP0 for amplifying bus current signal
P3.2 / AD5 / VHALF	9	DB / AI / AO	GPIO P3.2 Overtemperature signal input, ADC channel 5 input Output of 1/2 VDD5 or VREF/2 voltage. Shunt a 1 μ F capacitance to ground
P3.3 / AD6 / RXD2	10	DB / AI / DI	GPIO P3.3 Input of ADC channel 6 UART2 data receiver after function transfer
P3.4 / AD7 / TXD2	11	DB / AI / DO	GPIO P3.4 Analog input of AD channel 7 for speed control UART2 data transmitter after function transfer

Name	EU6812L2 LQFP48	Types	Description
P3.5 / VREF	12	DB / AI	GPIO P3.5 Input of external ADC reference voltage, or output of internal VREF. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground
VSS	13	P	GND
IOVCC	14	P	Power supply ranging from 3V to 5.5V. Shunt a 1~10 μ F capacitance to ground. IOVCC cannot be greater than VDD5, P3.7~6, P0.x, P1.1~0, P4.x, H_DU, H_DV, H_DW, L_DU, L_DV, L_DW use IOVCC power supply, while the rest of the GPIO use VDD5 power supply.
P3.6 / HALL2	15	DB / DI	GPIO P3.6 Logic input of HALL2
P3.7 / HALL1	16	DB / DI	GPIO P3.7 Logic input of HALL1
P0.0 / SDA	17	DB / DB	GPIO P0.0 I2C SDA, collector open circuit output
P0.1 / TIM4 / SCL	18	DB / DB / DB	GPIO P0.1 Timer4 capture mode input I2C SCL clock, collector open circuit output
P0.2 / HALL0	19	DB / DI	GPIO P0.2 Logic input of HALL0
P0.3	20	DB	GPIO P0.3
P0.4 / NSS	21	DB / DB	GPIO P0.4 SPI NSS
P0.5 / TXD / MOSI	22	DB / DO / DB	GPIO P0.5 UART1 data transmitter before function transfer SPI_MOSI, master mode output or slave mode input
P0.6 / RXD / SCLK	23	DB / DI / DB	GPIO P0.6 UART1 data receiver before function transfer SPI CLK
P0.7 / MISO / CMPXO / TIM2S	24	DB / DB / DO / DB	GPIO P0.7 SPI_MISO, master mode input or slave mode output The test pin of comparator outputs Timer2 capture mode input or PWM mode output after function transfer
P1.0 / TIM2	25	DB / DB	GPIO P1.0, configurable as input of INT1 Timer2 capture mode input or PWM mode output before function transfer
P1.1 / TIM3	26	DB / DB	GPIO P1.1, configurable as input of INT1 Timer3 capture mode input

Name	EU6812L2 LQFP48	Types	Description
P4.1 / L_DX	27	DB/ DO	GPIO P4.1 PWM output at the lower side of phase X
P4.2 / H_DX	28	DB	GPIO P4.2 PWM output on the upper side of phase X
L_DU	29	DO	PWM output at the lower side of phase U
L_DV	30	DO	PWM output at the lower side of phase V
L_DW	31	DO	PWM output at the lower side of phase W
H_DU	32	DO	PWM output on the upper side of phase U
H_DV	33	DO	PWM output on the upper side of phase V
H_DW	34	DO	PWM output on the upper side of phase W
VCC	35	P	Power supply. The input voltage range is decided by the power supply mode. Shunt a 10 μ F capacitance to ground. 1. Single power high voltage mode: VCC_MODE=0, VCC input range is 5~24V, VDD5 is generated by internal LDO; 2. Single power low voltage mode: VCC_MODE=1 (that is, connected with VDD5), VDD5 input range is 3~ 5.5V and short with VDD5; 3. Dual power mode: VCC_MODE=1 (that is, connected with VDD5), VCC input range is 5~36V, and VDD5 input is 5V
VSS	36	P	GND
VDD5	37	P	Medium voltage power supply input or output of the internal 5V LDO, decided by VCC_MODE. For power connection method, please refer to the VCC pin description. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground. When VCC_MODE=0, the internal LDO outputs 5V power supply; When VCC_MODE=1, 3~ 5.5V, injected from the outside.
VCC_MODE	38	DI	Power supply mode control. Refer to the VCC pin function description.
RSTN / FICEK	39	DI/ DI	Input of external reset, with built-in pull-up resistor, Schmidt input Clock line of FICE debugging
VDD18	40	P	Output of 1.8V LDO. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground.
P1.2 / FICED	41	DB/ DB	GPIO P1.2, configurable as input of INT1 Data line of FICE
P1.3 / HBIAS / CMP1PS	42	DB/ DO/ AI	GPIO P1.3 HALL bias power supply, internally connected to VDD5 via a switch. Positive input of CMP1 in the second mode

Name	EU6812L2 LQFP48	Types	Description
P1.4 / CMP0P / AD10 / HALL0S	43	DB/ AI/ AI/ DI	GPIO P1.4 Positive input of BEMF0 ADC channel 10 input Logic input of HALL0 after function transfer
P1.5 / CMP0M	44	DB / AI	GPIO P1.5 Negative input of BEMF0
P1.6 / CMP1P / AMP1P / AD9 / HALL1S	45	DB / AI / AI / AI / DI	GPIO P1.6 Positive input of BEMF1 Positive input of AMP1, connected with phase current 1 voltage signal input Input of ADC channel 9 Logic input of HALL1 after function transfer
P1.7 / CMP1M / AMP1M	46	DB / AI / AI	GPIO P1.7 Negative input of BEMF1 Negative input of AMP1
P2.0 / AD0 / AMP1O	47	DB / AI / AO	GPIO P2.0 Input of ADC channel 0, used to collect the amplified phase current 1 signal AMP1 output
P2.1 / CMP2P / AMP2P / AD8 / HALL2S	48	DB / AI / AI / AI / DI	GPIO P2.1 Positive input of BEMF2 Positive input of AMP2, phase current 2 voltage signal input Input of ADC channel 8 Logic input of HALL2 after function transfer

Notes:

IO type description:

DI = Digital input,

DO = Digital output,

DB = Digital bidirectional,

AI = Analog input,

AO = Analog output,

P = Power supply

2.2 EU6812L2 Package-LQFP48




Figure 2-1 EU6812L2 Package-LQFP48

2.3 EU6812 QFN32 Pin Definition

Table 2-2 EU6812N QFN32 Pin Definition

Name	EU6812 QFN32	Types	Description
P2.1 / CMP2P / AD8 / HALL2S	1	DB / AI / AI / DI	GPIO P2.1 BEMF2 positive input ADC channel 8 input Logic input of HALL2 after function transfer
P2.4 / AD2	2	DB / AI	GPIO P2.4, configurable as input for INT1 ADC channel 2 input, bus voltage signal input
P2.6 / CMP3M / DA0 / AD11	3	DB / AI / AO / AI	GPIO P2.6, configurable as input for INT1 Overcurrent reference signal input, negative input of CMP3 Internal DAC voltage outputs without buffer ADC channel 11 input
P2.7 / AD4 / CMP3P / AMP0O	4	DB / AI / AI / AO	GPIO P2.7, configurable as input for INT1 ADC channel 4 input is used to collect amplified bus current signal CMP3 positive input, connect with the bus current sampling signal for detecting over current AMP0 output, output the voltage after amplifying the bus current
P3.0 / AMP0M	5	DB / AI	GPIO P3.0 AMP0 negative input for amplifying bus current signal
P3.1 / AMP0P	6	DB / AI	GPIO P3.1 AMP0 positive input for amplifying bus current signal
P3.2 / AD5 / VHALF	7	DB / AI / AO	GPIO P3.2 Overtemperature signal input, ADC channel 5 input Output of 1/2 VDD5 or VREF/2 voltage. Shunt a 1μF capacitance to ground.
P3.5 / VREF	8	DB / AI	GPIO P3.5 Input of external ADC reference voltage, or output of internal VREF. Shunt a 1μF ~ 4.7μF capacitance to ground.
IOVCC	9	P	GPIO for power supply ranging from 3V to 5.5V. Shunt a 1~10μF capacitance to ground. IOVCC cannot be greater than VDD5. P3.7~6, P0.x, P1.1~0, P4.x, H_DU, H_DV, H_DW, L_DU, L_DV, L_DW use IOVCC power supply, while the rest of the GPIO use VDD5 power supply.
P0.0 / SDA	10	DB / DB	GPIO P0.0 I2C SDA, collector open circuit output
P0.1 / TIM4 / SCL	11	DB / DB / DB	GPIO P0.1 Timer4 capture mode input I2C SCL clock, collector open circuit output

Name	EU6812 QFN32	Types	Description
P0.4 / NSS	12	DB / DB	GPIO P0.4 SPI NSS
P0.5 / TXD / MOSI	13	DB / DO / DB	GPIO P0.5 UART1 data transmitter before function transfer SPI_MOSI, master mode output or slave mode input
P0.6 / RXD / SCLK	14	DB / DI / DB	GPIO P0.6 UART1 data receiver before function transfer SPI CLK
P0.7 / MISO / CMPXO / TIM2S	15	DB / DB / DO / DB	GPIO P0.7 SPI_MISO, master mode input or slave mode output The test pin of the CMP outputs Timer2 capture mode input or PWM mode output after function transfer
P1.1 / TIM3	16	DB / DB	GPIO P1.1 Timer3 capture mode input
L_DU	17	DO	PWM output at the lower side of phase U
L_DV	18	DO	PWM output at the lower side of phase V
L_DW	19	DO	PWM output at the lower side of phase W
H_DU	20	DO	PWM output at the upper side of phase U
H_DV	21	DO	PWM output at the upper side of phase V
H_DW	22	DO	PWM output at the upper side of phase W
VCC	23	P	Power supply. Shunt a 10 μ F capacitance to ground. 1. Single power high voltage mode: VCC input range is 5~24V, VDD5 is generated by internal LDO; 2. Single power low voltage mode: VDD5 input range is 3~ 5.5V and short with VDD5
VSS	24	P	GND
VDD5	25	P	Medium voltage power supply input or output of the internal 5V LDO, decided by VCC_MODE. For power connection method, please refer to the VCC pin description. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground. When VCC is over 5.5V, VDD5 outputs 5V. When VCC is 3V ~ 5.5V, VDD5 is short with VCC.
RSTN / FICEK	26	DI / DI	Input of external reset, with built-in pull-up resistor, Schmidt input Clock line of FICE debugging
VDD18	27	P	Output of 1.8V LDO. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground.
P1.2 / FICED	28	DB / DB	GPIO P1.2, configurable as input of INT1 Data line of FICE

Name	EU6812 QFN32	Types	Description
P1.3 / HBIAS / CMP1PS	29	DB / DO / AI	GPIO P1.3 HALL bias power supply, internally connected to VDD5 via a switch. Positive input of CMP1 in the second mode
P1.4 / CMP0P / AD10 / HALL0S	30	DB / AI / AI / DI	GPIO P1.4 BEMF0 positive input ADC channel 10 input Logic input of HALL0 after function transfer
P1.5 / CMP0M	31	DB / AI	GPIO P1.5 BEMF0 negative input
P1.6 / CMP1P / AD9 / HALL1S	32	DB / AI / AI / DI	GPIO P1.6 BEMF1 positive input ADC channel 9 input Logic input of HALL1 after function transfer

Notes:

IO type description:

DI = Digital input,

DO = Digital output,

DB = Digital bidirectional

AI = Analog input,

AO = Analog output,

P = Power supply

2.4 EU6812N Package-QFN32




Figure 2-2 EU6812 Package-QFN32

2.5 EU6861 QFN56 Pin Definition

Table 2-3 EU6861 QFN56 Pin Definition

Name	EU6861 QFN56	Types	Description
VSU	1	P	6N Predriver U phase input for U phase upper side bootstrap ground reference
HU	2	DO	6N Predriver U phase upper side PWM output
VBV	3	P	6N Predriver U phase upper side bootstrap power supply
VSV	4	P	6N Predriver V phase input, for V phase upper side bootstrap ground reference
HV	5	DO	6N Predriver V phase upper PWM output
VBV	6	P	6N Predriver V phase upper side bootstrap power supply
VSW	7	P	6N Predriver W phase input for the ground end reference of the upper side bootstrap of W phase
HW	8	DO	6N Predriver W phase upper PWM output
VBW	9	P	6N Predriver W phase upper side bootstrap power supply
VCC	10	P	Power supply. The input voltage range is decided by the power supply mode. Shunt a 10 μ F capacitance to ground. 1. Single power high voltage mode: VCC_MODE=0, VCC input range is 5~24V, VDD5 is generated by internal LDO; 2. Single power low voltage mode: VCC_MODE=1 (that is, connected with VDD5), VDD5 input range is 3~5.5V and short with VDD5; 3. Dual power mode: VCC_MODE=1 (that is, connected with VDD5), VCC input range is 5~36V, and VDD5 input is 5V
VSS	11	P	Digital GND
VDD5	12	P	Medium voltage power supply input or output of the internal 5V LDO, decided by VCC_MODE. For power connection method, please refer to the VCC pin description. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground. When VCC_MODE=0, the internal LDO outputs 5V power supply; When VCC_MODE=1, 3~ 5.5V, injected from the outside.
VCC_MODE	13	DI	Power supply mode control. Refer to the VCC pin function description.
RSTN / FICEK	14	DI / DI	Input of external reset, with built-in pull-up resistor, Schmidt input Clock line of FICE debugging
VDD18	15	P	Output of 1.8V LDO. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground.
AVSS	16	P	Analog GND
P1.2 / FICED	17	DB / DB	GPIO P1.2, configurable as input of INT1 Data line of FICE

Name	EU6861 QFN56	Types	Description
P1.3 / HBIAS/ CMP1PS	18	DB / DO / AI	GPIO P1.3 HALL bias power supply, internally connected to VDD5 via a switch. Positive input of CMP1 in the second mode
P1.4 / CMP0P/ AD10 / HALL0S	19	DB / AI / AI / DI	GPIO P1.4 BEMF0 positive input ADC channel 10 input Logic input of HALL0 after function transfer
P1.5 / CMP0M	20	DB / AI	GPIO P1.5 BEMF0 negative input
P1.6 / CMP1P / AMP1P / AD9 / HALL1 S	21	DB / AI / AI / AI / DI	GPIO P1.6 BEMF1 positive input AMP1 positive input port, connected with phase current 1 voltage signal input ADC channel 9 input Logic input of HALL1 after function transfer
P1.7/ CMP1M /AMP1 M	22	DB / AI / AI	GPIO P1.7 BEMF1 negative input AMP1 negative input port
P2.0 / AD0 / AMP1O	23	DB / AI / AO	GPIO P2.0 ADC channel 0 input, used to collect the amplified phase current 1 signal AMP1 output
P2.1 / CMP2P / AMP2P / AD8 / HALL2 S	24	DB / AI / AI / AI / DI	GPIO P2.1, configurable as input for INT1, compatible with 5k pull-up resistor BEMF2 positive input AMP2 positive input, phase current 2 voltage signal input ADC channel 8 input Logic input of HALL2 after function transfer
P2.2 / CMP2M / AMP2M	25	DB / AI / AI	GPIO P2.2, configurable as input for INT1, compatible with 5k pull-up resistor BEMF2 negative input AMP2 negative input
P2.3 / AD1 / AMP2O / CMP4P	26	DB / AI / AO / AI	GPIO P2.3, configurable as input for INT1 ADC channel 1 input, which is used to collect the amplified phase current 2 signal AMP2 output port CMP4 positive input

Name	EU6861 QFN56	Types	Description
P2.4 / AD2	27	DB / AI	GPIO P2.4, configurable as input for INT1 ADC channel 2 input, bus voltage signal input
P2.5 / AD3	28	DB / AI	GPIO P2.5, configurable as input for INT1 ADC channel 3 input
P2.6 / CMP3M / DA0 / AD11	29	DB / AI / AO / AI	GPIO P2.6, configurable as input for INT1 Overcurrent reference signal input, negative input of CMP3 Internal DAC voltage outputs without buffer ADC channel 11 input
P2.7 / AD4 / CMP3P / AMP00 / CMP4M	30	DB / AI / AI / AO / AI	GPIO P2.7, configurable as input of external INT1 ADC channel 4 input, used to collect amplified bus current signal Positive input of CMP3, connected to the bus to sample current signal and detect over current AMP0 output, output the voltage after amplifying the bus current CMP4 negative input
P3.0 / AMP0M	31	DB / AI	GPIO P3.0 AMP0 negative input for amplifying bus current signal
P3.1 / AMP0P	32	DB / AI	GPIO P3.1 AMP0 positive input for amplifying bus current signal
P3.2 / AD5 / VHALF	33	DB / AI / AO	GPIO P3.2 Overtemperature signal input, ADC channel 5 input Output of 1/2 VDD5 or VREF/2 voltage. Shunt a 1 μ F capacitance to ground
P3.3 / AD6 / RXD2	34	DB / AI / DI	GPIO P3.3 ADC channel 6 input UART2 data receiver after function transfer
P3.4 / AD7 / TXD2	35	DB / AI / DO	GPIO P3.4 Analog speed control input, AD channel 7 input UART2 data transmitter after function transfer
P3.5 / VREF	36	DB / AI	GPIO P3.5 Input of external ADC reference voltage, or output of internal VREF. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground
VSS	37	P	GND
IOVCC	38	P	Power supply ranging from 3V to 5.5V. Shunt a 1~10 μ F capacitance to ground. IOVCC cannot be greater than VDD5, P3.7~6, P0.x, P1.1~0, P4.x, H_DU, H_DV, H_DW, L_DU, L_DV, L_DW use IOVCC power supply, while the rest of the GPIO use VDD5 power supply.
P3.6 / HALL2	39	DB / DI	GPIO P3.6 Logic input of HALL2

Name	EU6861 QFN56	Types	Description
P3.7 / HALL1	40	DB / DI	GPIO P3.7 Logic input of HALL1
P0.0 / SDA	41	DB / DB	GPIO P0.0 I2C SDA, collector open circuit output
P0.1 / TIM4 / SCL	42	DB / DB / DB	GPIO P0.1 Timer4 capture mode input I2C SCL clock, collector open circuit output
P0.2 / HALL0	43	DB / DI	GPIO P0.2 Logic input of HALL0
P0.3	44	DB	GPIO P0.3
P0.4 / NSS	45	DB / DB	GPIO P0.4 SPI NSS
P0.5 / TXD / MOSI	46	DB / DO / DB	GPIO P0.5 UART1 data transmitter before function transfer SPI_MOSI, master mode output or slave mode input
P0.6 / RXD / SCLK	47	DB / DI / DB	GPIO P0.6 UART1 data receiver before function transfer SPI CLK
P0.7 / MISO / CMPXO /TIM2S	48	DB / DB / DO / DB	GPIO P0.7 SPI_MISO, master mode input or slave mode output The test pin of the comparator outputs Timer2 capture mode input or PWM mode output after function transferr
P1.0 / TIM2	49	DB / DB	GPIO P1.0, configurable as input of INT1 Timer2 capture mode input or PWM mode output before function transfer
P1.1 / TIM3	50	DB / DB	GPIO P1.1, configurable as input of INT1 Timer3 capture mode input
VDRV	51	P	6N Predriver power supply, 7~18V. Shunt a 1μF ~ 10μF capacitance to ground
VSS	52	P	GND
NC	53		NC Pin, dangling
LU	54	DO	6N Predriver U phase lower side PWM output
LV	55	DO	6N Predriver V phase lower side PWM output
LW	56	DO	6N Predriver W phase lower side PWM output

Notes:

IO type description:

DI = Digital input,

DO = Digital output,

DB = Digital bidirectional

AI = Analog input,

AO = Analog output,
P = Power supply

2.6 EU6861Q Package-QFN56




Figure 2-3 EU6861 Package-QFN56

2.7 EU6812 SSOP24 Pin Definition

Table 2-4 EU6812 SSOP24 Pin Definition

Name	EU6812 SSOP24	Types	Description
P0.6 / RXD	1	DB / DI	GPIO P0.6 UART1 data receiver before function transfer
P0.7 / CMPXO / TIM2S / P1.1 / TIM3	2	DB / DO / DB / DB / DB	GPIO P0.7 The test pin of the comparator outputs Timer2 capture mode input or PWM mode output after functiona transfere GPIO P1.1, configurable for external interrupt 1 input Timer3 capture mode input
L_DU	3	DO	PWM output at the lower side of phase U
L_DV	4	DO	PWM output at the lower side of phase V
L_DW	5	DO	PWM output at the lower side of phase W
H_DU	6	DO	PWM output on the upper side of phase U
H_DV	7	DO	PWM output on the upper side of phase V
H_DW	8	DO	PWM output on the upper side of phase W
VCC	9	P	Power supply. Shunt a 10 μ F capacitance to ground. 1. Single power high voltage mode: VCC input range is 5~24V, VDD5 is generated by internal LDO
VSS	10	P	Digital GND
VDD5	11	P	Medium voltage power supply input or output of the internal 5V LDO. For power connection method, please refer to the VCC pin description. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground.
RSTN / FICEK	12	DI / DI	Input of external reset, with built-in pull-up resistor, Schmidt input Clock line of FICE debugging
VDD18	13	P	Output of 1.8V LDO. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground.
P1.2 / FICED	14	DB / DB	GPIO P1.2, configurable as input of INT1 Data line of FICE
P1.3 / HBIAS / P1.4 / CMP0P / AD10 / HALL0S	15	DB / DO / DB / AI / AI / DI	GPIO P1.3 HALL bias power supply, internally connected to VDD5 via a switch. GPIO P1.4 BEMF0 positive input ADC channel 10 input Logic input of HALL0 after function transfer

Name	EU6812 SSOP24	Types	Description
P1.6 / CMP1P / AD9 / HALL1S	16	DB / AI / AI / DI	GPIO P1.6 BEMF1 positive input ADC channel 9 input Logic input of HALL1 after function transfer
P2.1 / CMP2P / AD8 / HALL2S	17	DB / AI / AI / DI	GPIO P2.1 BEMF2 positive input ADC channel 8 input Logic input of HALL2 after function transfer
P2.4 / AD2	18	DB / AI	GPIO P2.4, configurable as input for INT1 ADC channel 2 input, bus voltage signal input
P2.7 / AD4 / CMP3P / AMP0O	19	DB / AI / AI / AO	GPIO P2.7, configurable as input for INT1 ADC channel 4 input, used to collect amplified bus current signal CMP3 positive input, which is connected with the bus current sampling signal for detecting over current AMP0 output, output the voltage after amplifying the bus current
P3.0 / AMP0M	20	DB / AI	GPIO P3.0 AMP0 negative input for amplifying bus current signal
P3.1 / AMP0P	21	DB / AI	GPIO P3.1 AMP0 positive input for amplifying bus current signal
P3.2 / AD5 / VHALF	22	DB / AI / AO	GPIO P3.2 Overtemperature signal input, ADC channel 5 input Output of 1/2 VDD5 or VREF/2 voltage. Shunt a 1 μ F capacitance to ground
IOVCC	23	P	Power supply ranging from 3V to 5.5V. Shunt a 1~10 μ F capacitance to ground. IOVCC cannot be greater than VDD5.
P0.5 / TXD	24	DB / DO	GPIO P0.5 UART1 data transmitter before function transfer

Notes:

IO type description:

DI = Digital input,

DO = Digital output,

DB = Digital bidirectional

AI = Analog input,

AO = Analog output,

P = Power supply

2.8 EU6812S Package-SSOP24




Figure 2-4 EU6812 SSOP24 Package

2.9 EU6861 QFN40 Pin Definition

Table 2-5 EU6861 QFN40 Pin Definition

Name	EU6861N2/ EU6861NF2 QFN40	Types	Description
VSU	1	P	6N Predriver U phase input for U phase upper side bootstrap ground reference
HU,	2	DO	6N Predriver U phase upper side PWM output
VBU	3	P	6N Predriver U phase upper side bootstrap power supply
VSV	4	P	6N Predriver V phase input, for V phase upper side bootstrap ground reference
HV	5	DO	6N Predriver V phase upper side PWM output
VBV	6	P	6N Predriver V phase upper side bootstrap power supply
VSW	7	P	6N Predriver W phase input for the ground end reference of the upper side bootstrap of W phase
HW	8	DO	6N Predriver W phase upper side PWM output
VBW	9	P	6N Predriver W phase upper side bootstrap power supply
VCC	10	P	Power supply. The input voltage range is decided by the power supply mode. Shunt a 10 μ F capacitance to ground.
VSS	11	P	Digital GND
VDD5	12	P	Medium voltage power supply input or output of the internal 5V LDO. For power connection method, please refer to the VCC pin description. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground.
RSTN/ FICEK	13	DI/ DI	Input of external reset, with built-in pull-up resistor, Schmidt input Clock line of FICE debugging
VDD18	14	P	1.8V LDO output power, an external 1~4.7 μ F capacitor is required
P1.2/ FICED	15	DB/ DB	GPIO P1.2, configurable as input of INT1 Data line of FICE
P1.3/ HBIAS/ P1.4/ CMP0P/ AD10/ HALL0S	16	DB/ DO/ DB/ AI/ AI/ DI	GPIO P1.3 HALL bias power supply, internally connected to VDD5 via a switch. GPIO P1.4, can be configured with external interrupt 1 input, can be configured with 5k pull-up resistance BEMF0 positive input ADC channel 10 input Logic input of HALL0 after function transfer
P1.6/ CMP1P/ AD9/ HALL1S	17	DB/ AI/ AI/ DI	GPIO P1.6 BEMF1 positive input ADC channel 9 input Logic input of HALL1 after function transfer

Name	EU6861N2/ EU6861NF2 QFN40	Types	Description
P2.0 / AD0 /	18	DB / AI /	GPIO P2.0 ADC channel 0 input is used to sample the amplified phase current 1 signal
P2.1 / CMP2P / AD8 / HALL2S	19	DB / AI / AI / DI	GPIO P2.1 BEMF2 positive input ADC channel 8 input Logic input of HALL2 after function transfer
P2.3 / AD1 / CMP4P	20	DB / AI / AI	GPIO P2.3, configurable as input for INT1 ADC channel 1 input, which is used to sample the amplified phase current 2 signal CMP4 positive input
P2.4 / AD2	21	DB / AI	GPIO P2.4, configurable as input for INT1 ADC channel 2 input, bus voltage signal input
P2.6 / CMP3M / DA0 / AD11	22	DB / AI / AO / AI	GPIO P2.6, configurable as input for INT1 Overcurrent reference signal input, the negative input of CMP3 Internal DAC voltage outputs without buffer ADC channel 11 input
P2.7 / AD4 / CMP3P / AMP0O/ CMP4M	23	DB / AI / AI / AO / AI	GPIO P2.7, configurable as input for INT1 ADC channel 4 input, which is used to sample amplified bus current signal The positive input of CMP3, which can connect with the bus current sampling signal for detecting over current AMP0 output, output the voltage after amplifying the bus current CMP4 negative input
P3.0 / AMP0M	24	DB / AI	GPIO P3.0 AMP0 negative input for amplifying bus current signal
P3.1 / AMP0P	25	DB / AI	GPIO P3.1 AMP0 positive input for amplifying bus current signal
P3.2 / AD5 / VHALF	26	DB / AI / AO	GPIO P3.2 Overtemperature signal input, ADC channel 5 input Output of 1/2 VDD5 or VREF/2 voltage. Shunt a 1 μ F capacitance to ground
P3.5 / VREF	27	DB / AI	GPIO P3.5 Input of external ADC reference voltage, or output of internal VREF. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground
VSS	28	P	GND

Name	EU6861N2/ EU6861NF2 QFN40	Types	Description
IOVCC	29	P	Power supply ranging from 3V to 5.5V. Shunt a 1~10 μ F capacitance to ground. IOVCC cannot be greater than VDD5.
P0.0 / SDA	30	DB / DB	GPIO P0.0 I2C SDA, collector open circuit output, can be configured with 5k pull-up resistance
P0.1 / TIM4 / SCL	31	DB / DB / DB	GPIO P0.1 Timer4 capture mode input or PWM mode output I2C SCL clock, collector open circuit output, can be configured with 5k pull-up resistance
P0.4 / NSS	32	DB / DB	GPIO P0.4 SPI NSS
P0.5 / TXD / MOSI	33	DB / DO / DB	GPIO P0.5 UART1 data transmitter before function transfer SPI_MOSI, master mode output or slave mode input
P0.6 / RXD / SCLK	34	DB / DI / DB	GPIO P0.6 UART1 data receiver before function transfer SPI CLK
P0.7 / MISO / CMPXO/ TIM2S/ P1.1 / TIM3	35	DB / DB / DO / DB/ DB / DB	GPIO P0.7 SPI_MISO, master mode input or slave mode output The test pin of the comparator outputs Timer2 capture mode input or PWM mode output after function transfer GPIO P1.1, configurable for external interrupt 1 input Timer3 capture mode input
VDRV	36	P	6N Predriver power supply, 7~18V. Shunt a 1 μ F ~ 10 μ F capacitance to ground.
VSS	37	P	Digital GND
LU	38	DO	6N Predriver U phase lower side PWM output
LV	39	DO	6N Predriver V phase lower side PWM output
LW	40	DO	6N Predriver W phase lower side PWM output

Notes:

IO type description:

DI = Digital input,

DO = Digital output,

DB = Digital bidirectional

AI = Analog input,

AO = Analog output,

P = Power supply

2.10 EU6861N2/EU6861NF2 Package-QFN40




Figure 2-5 EU6861N2/EU6861NF2 QFN40 Package

2.11 EU6861 LQFP48 Pin Definition

Table 2-6 EU6812 LQF48 Pin Definition

Name	EU6861 LQFP48	Types	Description
P2.3 / AD1 / AMP2O / CMP4P	1	DB / AI / AO / AI	GPIO P2.3, configurable as input for INT1 ADC channel 1 input is used to sample the amplified phase current 2 signal AMP2 output CMP4 positive input
P2.4 / AD2	2	DB / AI	GPIO P2.4, configurable as input for INT1 ADC channel 2 input, bus voltage signal input
P2.6 / CMP3M / DA0 / AD11	3	DB / AI / AO / AI	GPIO P2.6, configurable as input for INT1 Overcurrent reference signal input, CMP3 negative input Internal DAC voltage outputs without buffer ADC channel 11 input
P2.7 / AD4 / CMP3P / AMP0O / CMP4M	4	DB / AI / AI / AO / AI	GPIO P2.7, configurable as input for INT1 ADC channel 4 input is used to sample amplified bus current signal The positive input of CMP3 is connected with the bus current sampling signal for detecting over current AMP0 output, outputs the voltage after amplifying the bus current CMP4 negative input
P3.0 / AMP0M	5	DB / AI	GPIO P3.0 AMP0 negative input for amplifying bus current signal
P3.1 / AMP0P	6	DB / AI	GPIO P3.1 AMP0 positive input for amplifying bus current signal
P3.2 / AD5 / VHALF	7	DB / AI / AO	GPIO P3.2 Overtemperature signal input, ADC channel 5 input Output of 1/2 VDD5 or VREF/2 voltage. Shunt a 1 μ F capacitance to ground
P3.3 / AD6 / RXDS2	8	DB / AI / DI	GPIO P3.3 ADC channel 6 input UART data receiver after function transfer
P3.4 / AD7 / TXDS2	9	DB AI / DO	GPIO P3.4 Analog speed control input, AD channel 7 input UART data transmitter after function transfer
P3.5 / VREF	10	DB / AI	GPIO P3.5 Input of external ADC reference voltage, or output of internal VREF. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground
IOVCC	11	P	Power supply ranging from 3V to 5.5V. Shunt a 1~10 μ F capacitance to ground. IOVCC cannot be greater than VDD5.

Name	EU6861 LQFP48	Types	Description
P0.0 / SDA	12	DB / DB	GPIO P0.0 I2C SDA, collector open circuit output, can be configured with 5k pull-up resistance
P0.1 / TIM4 / SCL	13	DB / DB / DB	GPIO P0.1 Timer4 capture mode input I2C SCL clock, collector open circuit output, can be configured with 5k pull-up resistance
P0.4 / NSS	14	DB / DB	GPIO P0.4 SPI NSS
P0.5 / TXD / MOSI	15	DB / DO / DB	GPIO P0.5 UART1 data transmitter before function transfer SPI_MOSI, master mode output or slave mode input
P0.6 / RXD / SCLK	16	DB / DI / DB	GPIO P0.6 UART1 data receiver before function transfer SPI CLK
P0.7 / MISO / CMPXO / TIM2S	17	DB / DB / DO / DB	GPIO P0.7 SPI_MISO, master mode input or slave mode output The test pin of comparator outputs Timer2 capture mode input or PWM mode output after function transfer
P1.0 / TIM2	18	DB / DB	GPIO P1.0, configurable as input of INT1 Timer2 capture mode input or PWM mode output before function transfer
P1.1 / TIM3	19	DB / DB	GPIO P1.1, configurable as input of INT1 Timer3 capture mode input
VDRV	20	DB / DO	6N Predriver power supply, 7~18V. Shunt a 1 μ F ~ 10 μ F capacitance to ground.
VSS	21	P	Digital GND
LU	22	DO	6N Predriver PWM output at the lower side of phase U
LV	23	DO	6N Predriver PWM output at the lower side of phase V
LW	24	DO	6N Predriver PWM output at the lower side of phase W
VSU	25	P	6N Predriver PWM input of phase U, used for U phase upper side bootstrap ground reference
HU	26	DO	6N Predriver PWM output on the upper side of phase U
VBU	27	P	6N Predriver U phase upper side bootstrap power supply
VSV	28	P	6N Predriver PWM input of phase V, used for V phase upper side bootstrap ground reference
HV	29	DO	6N Predriver PWM output on the upper side of phase V
VBV	30	P	6N Predriver V phase upper side bootstrap power supply

Name	EU6861 LQFP48	Types	Description
VSW	31	P	6N Predriver PWM input of phase W, used for W phase upper side bootstrap ground reference
HW	32	DO	6N Predriver PWM output on the upper side of phase W
VBW	33	P	6N Predriver W phase upper side bootstrap power supply
NC	34		NC Pin, dangling
VCC	35	P	Power supply. The input voltage range is decided by the power supply mode. Shunt a 10 μ F capacitance to ground.
VSS	36	P	Digital GND
VDD5	37	P	Medium voltage power supply input or output of the internal 5V LDO. For power connection method, please refer to the VCC pin description. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground.
RSTN / FICEK	38	DI/ DI	Input of external reset, with built-in pull-up resistor, Schmidt input Clock line of FICE debugging
VDD18	39	P	Output of 1.8V LDO. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground.
P1.2 / FICED	40	DB/ DB	GPIO P1.2, configurable as input of INT1 Data line of FICE
P1.3 / HBIAS / CMP1PS	41	DB/ DO/ AI	GPIO P1.3 HALL bias power supply, internally connected to VDD5 via a switch. Positive input of CMP1 in the second mode
P1.4 / CMP0P / AD10 / HALL0S	42	DB/ AI/ AI/ DI	GPIO P1.4 BEMF0 positive input ADC channel 10 input Logic input of HALL0 after function transfer
P1.5 / CMP0M	43	DB/ AI	GPIO P1.5 BEMF0 negative input
P1.6 / CMP1P / AMP1P / AD9 / HALL1S	44	DB/ AI/ AI/ AI/ DI	GPIO P1.6 BEMF1 positive input AMP1 positive input, connected with phase current 1 voltage signal input ADC channel 9 input Logic input of HALL1 after function transfer
P1.7 / CMP1M / AMP1M	45	DB/ AI/ AI	GPIO P1.7 BEMF1 negative input AMP1 negative input

Name	EU6861 LQFP48	Types	Description
P2.0 / AD0 / AMP1O	46	DB / AI / AO	GPIO P2.0 ADC channel 0 input, used to sample the amplified phase current 1 signal AMP1 output
P2.1 / CMP2P / AMP2P / AD8 / HALL2S	47	DB / AI / AI / AI / DI	GPIO P2.1 BEMF2 positive input AMP2 positive input, connects to phase current 2 voltage signal input ADC channel 8 input Logic input of HALL2 after function transfer
P2.2/ CMP2M/ AMP2M	48	DB/ AI/ AI	GPIO P2.2, configurable as input for INT1, compatible with 5k pull-up resistor BEMF2 negative input AMP2 negative input

2.12 EU6861L2 Package-LQFP48




Figure 2-6 EU6861L LQFP48 Package

2.13 EU6812 LQFP32 Pin Definition

Table 2-7 EU6812 LQFP32 Pin Definition

Name	EU6812 LQFP32	Types	Description
P2.1 / CMP2P / AMP2P AD8 / HALL2S	1	DB / AI / AI / AI DI	GPIO P2.1 BEMF2 positive input AMP2 positive input, connects to phase 2 voltage signal input ADC channel 8 input Logic input of HALL2 after function transfer
P2.2/ CMP2M/ AMP2M	2	DB/ AI/ AI	GPIO P2.2, configurable as input for INT1, compatible with 5k pull-up resistor BEMF2 negative input AMP2 negative input
P2.3/ AD1/ AMP2O/ CMP4P	3	DB/ AI/ AO/ AI	GPIO P2.3, configurable as input for INT1 ADC channel 1 input, used to collect amplified phase current 2 signal AMP2 output CMP4 positive input
P2.4 / AD2	4	DB / AI	GPIO P2.4, configurable as input for INT1 ADC channel 2 input, bus voltage signal input
P2.7 / AD4 / CMP3P / AMP0O/ CMP4M	5	DB / AI / AI / AO/ AI	GPIO P2.7, configurable as input for INT1 ADC channel 4 input is used to sample amplified bus current signal CMP3 positive input , connect with the bus current sampling signal for detecting over current AMP0 output, output the voltage after amplifying the bus current CMP4 negative input
P3.0 / AMP0M	6	DB / AI	GPIO P3.0 AMP0 negative input for amplifying bus current signal
P3.1 / AMP0P	7	DB / AI	GPIO P3.1 AMP0 positive input for amplifying bus current signal
P3.2 / AD5 / VHALF	8	DB / AI / AO	GPIO P3.2 Overtemperature signal input,ADC channel 5 input Output of 1/2 VDD5 or VREF/2 voltage. Shunt a 1μF capacitance to ground
P3.4/ AD7/ TXDS2	9	DB / AI/ DO	GPIO P3.4 Analog speed control input, AD channel 7 input UART data transmitter after function transfer

Name	EU6812 LQFP32	Types	Description
IOVCC	10	P	Power supply ranging from 3V to 5.5V. Shunt a 1~10 μ F capacitance to ground. IOVCC cannot be greater than VDD5.
P0.1 / TIM4 / SCL	11	DB / DB / DB	GPIO P0.1 Timer4 capture mode input I2C SCL clock, collector open circuit output, can be configured with 5k pull-up resistance
P0.5 / TXD / MOSI	12	DB / DO / DB	GPIO P0.5 UART1 data transmitter before function transfer SPI_MOSI, master mode output or slave mode input
P0.6 / RXD / SCLK	13	DB / DI / DB	GPIO P0.6 UART1 data receiver before function transfer SPI CLK
P0.7 / MISO / CMPXO / TIM2S/ P1.1 / TIM3	14	DB / DB / DO / DB/ DB / DB	GPIO P0.7 SPI_MISO, master mode input or slave mode output The test pin of the CMP outputs Timer2 capture mode input or PWM mode output after function transferr GPIO P1.1 Timer3 capture mode input
L_DU	15	DO	PWM output at the lower side of phase U
L_DV	16	DO	PWM output at the lower side of phase V
L_DW	17	DO	PWM output at the lower side of phase W
H_DU	18	DO	PWM output at the upper side of phase U
H_DV	19	DO	PWM output at the upper side of phase V
H_DW	20	DO	PWM output at the upper side of phase W
VCC	21	P	Power supply. The input voltage range is decided by the power supply mode. Shunt a 10 μ F capacitance to ground.
VSS	22	P	Digital GND
VDD5	23	P	Medium voltage power supply input or output of the internal 5V LDO, decided by VCC_MODE. For power connection method, please refer to the VCC pin description. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground.
RSTN / FICEK	24	DI / DI	Input of external reset, with built-in pull-up resistor, Schmidt input Clock line of FICE debugging
VDD18	25	P	Output of 1.8V LDO. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground.

Name	EU6812 LQFP32	Types	Description
P1.2 / FICED	26	DB / DB	GPIO P1.2, configurable as input of INT1 Data line of FICE
P1.3 / HBIAS / CMP1PS	27	DB / DO / AI	GPIO P1.3 HALL bias power supply, internally connected to VDD5 via a switch. Positive input of CMP1 in the second mode
P1.4 / CMP0P / AD10 / HALL0S	28	DB / AI / AI / DI	GPIO P1.4 BEMF0 positive input ADC channel 10 input Logic input of HALL0 after function transfer
P1.5 / CMP0M	29	DB / AI	GPIO P1.5 BEMF0 negative input
P1.6 / CMP1P / AMP1P / AD9 / HALL1S	30	DB / AI / AI / AI / DI	GPIO P1.6 BEMF1 positive input AMP1 positive input, connect to phase current 1 voltage signal input ADC channel 9 input Logic input of HALL1 after function transfer
P1.7 / CMP1M / AMP1M	31	DB / AI / AI	GPIO P1.7 BEMF1 negative input AMP1 negative input
P2.0 / AD0 / AMP10	32	DB / AI / AO	GPIO P2.0 ADC channel 0 input, used to sample amplified phase current 1 signal AMP1 output

2.14 EU6812P2 Package-LQFP32




Figure 2-7 EU6812P LQFP32 Package

2.15 EU6812V SSOP24 Pin Definition

Table 2-8 EU6812V SSOP24 Pin Definition

Name	EU6812V SSOP24	Types	Description
P0.6 / RXD	1	DB / DI	GPIO P0.6 UART1 data receiver before function transfer
P1.1 / TIM3	2	DB / DB	GPIO P1.1, configurable for external interrupt 1 input Timer3 capture mode input
L_DU	3	DO	PWM output at the lower side of phase U
L_DV	4	DO	PWM output at the lower side of phase V
L_DW	5	DO	PWM output at the lower side of phase W
H_DU	6	DO	PWM output on the upper side of phase U
H_DV	7	DO	PWM output on the upper side of phase V
H_DW	8	DO	PWM output on the upper side of phase W
VCC	9	P	Power supply. Shunt a 10 μ F capacitance to ground. 1. Single power high voltage mode: VCC input range is 5~24V, VDD5 is generated by internal LDO; 2. Single power low voltage mode: VDD5 input range is 3~ 5.5V and short with VDD5.
VSS	10	P	Digital GND
VDD5	11	P	Medium voltage power supply input or output of the internal 5V LDO. For power connection method, please refer to the VCC pin description. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground.
RSTN / FICEK	12	DI / DI	Input of external reset, with built-in pull-up resistor, Schmidt input Clock line of FICE debugging
VDD18	13	P	Output of 1.8V LDO. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground.
P1.2 / FICED	14	DB / DB	GPIO P1.2, configurable as input of INT1 Data line of FICE
P1.4 / CMP0P / AD10 / HALL0S	15	DB / AI / AI / DI	GPIO P1.4 BEMF0 positive input ADC channel 10 input Logic input of HALL0 after function transfer
P1.6 / CMP1P / AD9 / HALL1S	16	DB / AI / AI / DI	GPIO P1.6 BEMF1 positive input ADC channel 9 input Logic input of HALL1 after function transfer

Name	EU6812V SSOP24	Types	Description
P2.1 / CMP2P / AD8 / HALL2S	17	DB / AI / AI / DI	GPIO P2.1 BEMF2 positive input ADC channel 8 input Logic input of HALL2 after function transfer
P2.4 / AD2	18	DB / AI	GPIO P2.4, configurable as input for INT1 ADC channel 2 input, bus voltage signal input
P2.5 / AD3	19	DB / AI	GPIO P2.5, configurable as input for INT1 ADC channel 3 input
P2.6 / CMP3M / DA0 / AD11	20	DB / AI / AO / AI	GPIO P2.6, configurable as input for INT1 Overcurrent reference signal input, negative input of CMP3 Internal DAC voltage outputs without buffer ADC channel 11 input
P3.0 / AMP0M	21	DB / AI	GPIO P3.0 AMP0 negative input for amplifying bus current signal
P3.1 / AMP0P	22	DB / AI	GPIO P3.1 AMP0 positive input for amplifying bus current signal
P3.4 / AD7 / TXD2/ CMP3PS/ CMP4MS	23	DB AI / DO/ AI/ AI	GPIO P3.4 Analog speed control input, AD channel 7 input UART2 data transmitter after function transfer Positive input of CMP3 after function transfer Negative input of CMP4 after function transfer
P0.5 / TXD	24	DB / DO	GPIO P0.5 UART1 data transmitter before function transfer

2.16 EU6812V Package-SSOP24




Figure 2-8 EU6812 SSOP24 Package

2.17 EU6862L LQFP48/EU6862Q QFN48 Pin Definition

Table 2-9 EU6812L LQFP48/EU6862Q QFN48 Pin Definition

Name	EU6862L LQFP48/ EU6862Q QFN48	Types	Description
P2.1 / CMP2P / AMP2P / AD8 / HALL2S	1	DB / AI / AI / AI / DI	GPIO P2.1 BEMF2 positive input AMP2 positive input, phase current 2 voltage signal input ADC channel 8 input Logic input of HALL2 after function transfer
P2.2 / CMP2M / AMP2M	2	DB / AI / AI	GPIO P2.2, configurable as input for INT1 BEMF2 negative input AMP2 negative input
P2.4 / AD2	3	DB / AI	GPIO P2.4, configurable as input for INT1 ADC channel 2 input, bus voltage signal input
P2.6 / CMP3M / DA0 / AD11	4	DB / AI / AO / AI	GPIO P2.6, configurable as input for INT1 Overcurrent reference signal input, negative input of CMP3 Internal DAC voltage outputs without buffer ADC channel 11 input
P2.7 / AD4 / CMP3P / AMP00 / CMP4M	5	DB / AI / AI / AO / AI	GPIO P2.7, configurable as input for INT1 ADC channel 4 input is used to collect amplified bus current signal The positive input of CMP3 is connected with the bus current sampling signal for detecting over current AMP0 output, output the voltage after amplifying the bus current CMP4 negative input
P3.0 / AMP0M	6	DB / AI	GPIO P3.0 AMP0 negative input for amplifying bus current signal
P3.1 / AMP0P	7	DB / AI	GPIO P3.1 AMP0 positive input for amplifying bus current signal
P3.3 / AD6 / RXD2	8	DB / AI / DI	GPIO P3.3 ADC channel 6 input UART2 data receiver after function transfer
P3.4 / AD7 / TXD2	9	DB AI / DO	GPIO P3.4 Analog speed control input, AD channel 7 input UART2 data transmitter after function transfer
P3.5 / VREF	10	DB / AI	GPIO P3.5 Input of external ADC reference voltage, or output of internal VREF. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground

Name	EU6862L LQFP48/ EU6862Q QFN48	Types	Description
P0.1 / TIM4	11	DB / DB	GPIO P0.1 Timer4 capture mode input
P0.5 / TXD / MOSI	12	DB/ DO / DB	GPIO P0.5 UART1 data transmitter before function transfer SPI_MOSI, master mode output or slave mode input
P0.6 / RXD / SCLK	13	DB / DI / DB	GPIO P0.6 UART1 data receiver before function transfer SPI CLK
P0.7 / MISO / CMPXO / TIM2S	14	DB / DB / DO / DB	GPIO P0.7 SPI_MISO, master mode input or slave mode output The test pin of comparator outputs Timer2 capture mode input or PWM mode output after function transfer
VSS	15	P	GND
L_DW	16	DO	PWM output at the lower side of phase W
L_DV	17	DO	PWM output at the lower side of phase V
L_DU	18	DO	PWM output at the lower side of phase U
NC	19	-	NC
NC	20	-	NC
VBU	21	P	6N Predriver U phase upper side bootstrap power supply
HU	22	DO	6N Predriver U phase upper side PWM output
VSU	23	P	6N Predriver U phase input for U phase upper side bootstrap ground reference
NC	24	-	NC
NC	25	-	NC
NC	26	-	NC
VSV	27	P	6N Predriver V phase input, for V phase upper side bootstrap ground reference
HV	28	DO	6N Predriver V phase upper PWM output
VBV	29	P	6N Predriver V phase upper side bootstrap power supply
NC	30	-	NC
NC	31	-	NC
NC	32	-	NC
VSW	33	P	6N Predriver W phase input for the ground end reference of the upper side bootstrap of W phase
HW	34	DO	6N Predriver W phase upper PWM output
VBW	35	P	6N Predriver W phase upper side bootstrap power supply
NC	36	-	NC

Name	EU6862L LQFP48/ EU6862Q QFN48	Types	Description
NC	37	-	NC
VCC	38	P	Power supply. Shunt a 10 μ F capacitance to ground. 1. Single power high voltage mode: VCC input range is 12~20V, VDD5 is generated by internal LDO.
VSS	39	P	GND
VDD5	40	P	Medium voltage power supply input or output of the internal 5V LDO. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground. When VCC > 5.5V, VDD5 outputs 5V; When VDD5 input range is 3V ~ 5.5V and short with VCC.
RSTN / FICEK	41	DI/ DI	Input of external reset, with built-in pull-up resistor, Schmidt input Clock line of FICE debugging
VDD18	42	P	Output of 1.8V LDO. Shunt a 1 μ F ~ 4.7 μ F capacitance to ground.
P1.2 / FICED	43	DB/ DB	GPIO P1.2, configurable as input of INT1 Data line of FICE
P1.3 / HBIAS / CMP1PS	44	DB/ DO/ AI	GPIO P1.3 HALL bias power supply, internally connected to VDD5 via a switch. Positive input of CMP1 in the second mode
P1.4 / CMP0P / AD10 / HALL0S	45	DB/ AI/ AI/ DI	GPIO P1.4 BEMF0 positive input ADC channel 10 input Logic input of HALL0 after function transfer
P1.5 / CMP0M	46	DB / AI	GPIO P1.5 BEMF0 negative input
P1.6 / CMP1P / AMP1P / AD9 / HALL1S	47	DB / AI / AI / AI / DI	GPIO P1.6 BEMF1 positive input AMP1 positive input, connected with phase current 1 voltage signal input ADC channel 9 input Logic input of HALL1 after function transfer
P1.7 / CMP1M / AMP1M	48	DB / AI / AI	GPIO P1.7 BEMF1 negative input AMP1 negative input

2.18 EU6862L Package- LQFP48




Figure 2-9 EU6812 LQFP48 Package

2.19 EU6862Q Package- QFN38




Figure 2-10 EU6862Q QFN38 Package

3 Packaging Information

3.1 LQFP48_7X7





Figure 3-1 LQFP48_7X7 package size diagram

3.2 QFN56_7X7



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	—	0.02	0.05
b	0.15	0.20	0.25
b1	0.14REF		
c	0.18	0.20	0.25
D	6.90	7.00	7.10
D2	5.10	5.20	5.30
e	0.40BSC		
Nd	5.20BSC		
Ne	5.20BSC		
E	6.90	7.00	7.10
E2	5.10	5.20	5.30
K	0.20	—	—
L	0.35	0.40	0.45
h	0.30	0.35	0.40

Figure 3-2 Package size diagram of QFN56_7X7

3.3 QFN32_4X4




Figure 3-3 QFN32 4mmx4mmx0.75mm package size diagram

3.4 QFN40_5X5





Figure 3-4 Package size diagram of QFN40 5mm x 5mm x 0.4mm

3.5 SSOP24_8.65x3.9



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	—	1.750	—	0.069
A1	0.100	0.250	0.004	0.010
A2	1.250	—	0.049	—
b	0.203	0.305	0.008	0.012
c	0.102	0.254	0.004	0.010
D	8.450	8.850	0.333	0.348
E1	3.800	4.000	0.150	0.157
E	5.800	6.200	0.228	0.244
e	0.635 (BSC)		0.025 (BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°

Figure 3-5 SSOP24 8.65mmx3.9mm package size diagram

3.6 LQFP32_7X7




Figure 3-6 LQFP32_7X7 package size diagram

3.7 QFN48_7X7




Figure 3-7 QFN48 7mm X 7mm package size diagram

4 Order information

Table 4-1 Product Selection Guide

Type	MIPS (Peak)	FLASH (KB)	XRAM (KB)	Clock Source				Driver interface			Driving type			I2C/UART/SPI	DMA	GPIO	Timer	Analog peripherals							Lead-free	Package	
				Internal fast clock	External fast clock	Internal slow clock	External slow clock	6 N Predriver	3P3N Predriver	Gate Driver	BLDC	SVPWM	FOC					ADC			DAC		VREF	Amplifier			Comparator
																		Number	Channels	Bits	Number	Bits					
EU6812L2	24	16	0.75	√	-	√	-	-	-	√	√	√	√	√	34	6	1	12	12	1	9	√	3	3	√	LQFP48 (7x7mm)	
EU6812N2	24	16	0.75	√	-	√	-	-	-	√	√	√	√	√	20	5	1	7	12	1	9	√	1	2	√	QFN32 (4 x4 mm)	
EU6812S2	24	16	0.75	√	-	√	-	-	-	√	√	√	UART	√	12	5	1	5	12	1	9	√	1	2	√	SSOP24 (8.65 x3.9mm)	
EU6861Q2	24	16	0.75	√	-	√	-	√	-	-	√	√	√	√	32	5	1	12	12	1	9	√	3	3	√	QFN56 7 x7 (mm)	
EU6861N2	24	16	0.75	√	-	√	-	√	-	-	√	√	√	√	19	5	1	9	12	1	9	√	1	3	√	QFN40 (5x5mm)	
EU6861NF 2	24	16	0.75	√	-	√	-	√	-	-	√	-	-	√	√	19	5	1	9	12	1	8	√	1	3	√	QFN40 (5x5mm)

EU6861L2	24	16	0.75	√	-	√	-	√	-	-	√	√	√	√	√	27	5	1	11	12	1	9	√	3	3	√	LQFP48 (7x7mm)
EU6812P2	24	16	0.75	√	-	√	-	-	-	√	√	√	√	UART	√	21	6	1	9	12	1	9	√	3	3	√	LQFP32 (7x7mm)
EU6862L	24	16	0.75	√	—	√	—	√	—	—	√	√	√	SPI/UART	√	20	5	1	8	12	1	8	√	1	3	√	LQFP48 (7x7mm)
EU6862Q	24	16	0.75	√	—	√	—	√	—	—	√	√	√	SPI/UART	√	20	5	1	8	12	1	8	√	1	3	√	QFN48 (7x7mm)
EU6812V	24	16	0.75	√	—	√	—	—	—	√	√	√	√	UART	√	13	5	1	7	12	1	9	√	3	4	√	SSOP24 (8.65x3.9mm)

5 Electrical Characteristics

5.1 Absolute Maximum Ratings

Table 5-1 Absolute Maximum Ratings

Parameter	Conditions	Min	Type	Max	Unit
Ambient temperature at work T _A		- 40	-	85	°C
Ambient temperature at work T _A	VCC less than or equal to 12V, Ivcc less than or equal to 30mA	- 40	-	105	°C
Ambient at work T _J		-40	-	150	°C
Storage temperature		- 65	-	150	°C
VCC versus VSS		-0.3	-	36	V
VDD5/IOVCC versus VSS		-0.3	5	6.5	V
VDRV versus VSS	Only for EU6861Q2/N2/L2	-0.3	-	22	V
	Only for EU6861NF2	-0.3	-	25	V
VBU, VB _V , VB _W floating voltage	Only for EU6861	-0.3	-	180	V
	Only for EU6861NF2	-0.3	—	165	V
	Only for EU6862L/Q	-0.3	—	625	V
VSU, VSV, VSW	Only for EU6861Q2/N2//L2	VBU -22, VBV -22, VBW -22	-	VBU +0.3 VBV +0.3 VBW +0.3	V
	Only for EU6861NF2 , EU6862L/Q	VBU-25, VBV-25, VBU-25,	—	VBU+0.3, VBV+0.3, VBW+0.3	V
HU, HV, HW	Only for EU6861 , EU6861Q2/N2/L2/NF2 , EU6862L/Q	VSU -0.3 VSV -0.3 VSW -0.3	-	VBU +0.3 VBV +0.3 VBW +0.3	V
VDD18		-0.3	1.85	2	V
RSTN, VCC_MODE, GPIO versus VSS		-0.3	-	VDD5 + 0.3	V

Notes:

If operating conditions exceed the above "Absolute Maximum Ratings", it may cause permanent damage to the device. The above values are only maxima of operating conditions, and we do not recommend that devices run outside the scope of this specification. The stability of the device may be affected under the condition of absolute limit parameters.

5.2 Electrical Characteristic

Table 5-2 Global Electrical Characteristics (for EU6812)

(Unless Otherwise Stated, T_A = 25°C, VCC=15V, VCC_MODE=0)

Parameter	Conditions	Min	Type	Max	Unit
VCC operating voltage	Single power supply high voltage	5	-	24	V

Parameter	Conditions	Min	Type	Max	Unit
	mode, VCC_MODE=0				
	Dual power supply high voltage mode, VCC_MODE=1, VCC greater than or equal to VDD5 (2)	5	-	36	V
	Single power supply low voltage mode, VCC_MODE=1, VCC connected with VDD5 (2)	3	-	5.5	V
VDD5 working voltage	VCC_MODE=1, VCC is connected to VDD5 (2)	3	-	5.5	V
IOVCC working voltage		3	VDD5	VDD5+0.3	V
The system clock		-	24	-	MHz
I _{VCC} Working current	(1)	-	24	-	mA
I _{VCC} Standby current	(1)	-	6	-	mA
I _{VCC} Sleep current	VCC_MODE = 0	-	100	250	μA
	VCC_MODE = 1, VCC = VDD5 = 5V	-	45	100	μA

Notes:

- Changes depending on how the program is running
- VDD5 must be kept at 5~ 5.5V when Flash write or erase.
- VCC_MODE=0, that is, VCC_MODE=GND; VCC_MODE=1, that is, VCC_MODE=VDD5, and the voltage of VCC_MODE is the same as this unless otherwise stated

Table 5-3 Global Electrical Characteristics (for EU6861)

(Unless Otherwise Stated, T_A = 25°C, VCC=15V, VCC_MODE=0)

Parameter	Conditions	Min	Type	Max	Unit
VCC working voltage	Single power supply high voltage mode, VCC_MODE=0	5	-	24	V
	Dual power supply high voltage mode, VCC_MODE=1, VCC greater than or equal to VDD5, (2)	5	-	36	V
VDD5 working voltage	VCC_MODE=1, VCC is connected to VDD5, (2)	3	-	5.5	V
IOVCC working voltage		3	VDD5	VDD5+0.3	V
VDRV operating voltage		7	-	18	V
VBU,VBV,VBW floating voltage		-	-	100	V
VBU versus VSU VBV versus VSV, VBW versus VSW		-	-	18	V
The system clock		-	24	-	MHz
i.vcc Working current	(1)	-	24	-	mA

i.vcc Standby current	(1)	-	6	-	mA
i.vcc Sleep current	VCC_MODE = 0	-	350	650	μA
	VCC_MODE=1, VCC=VDD5=5V	-	300	500	μA

Notes:

- Changes depending on how the program is running
- VDD5 must be kept at 5~ 5.5V for Flash write or erase operation

Table 5-4 Global Electrical Characteristics (for EU6862)

(Unless Otherwise Stated, T_A = 25°C, VCC=15V, VCC_MODE=0)

Parameter	Conditions	Min	Type	Max	Unit
VCC working voltage	Single power supply high voltage mode, VCC_MODE=0	12	-	24	V
VSU, VSV, VSW floating voltage		-5	-	600	V
VBU,VBV,VBW floating voltage		VSU+10, VSU+10, VSU+10	—	VSU+20, VSU+20, VSU+20	V
HU output voltage HV output voltage HW output voltage		VSU-0.3 VSV-0.3 VSW-0.3	—	VBU+0.3 VBV+0.3 VBW+0.3	V
LU output voltage LV output voltage LW output voltage		-0.3	—	VCC	V
VBU versus VSU VBV versus VSV, VBW versus VSW		-	-	18	V
The system clock		-	24	-	MHz
i.vcc Working current	(1)	-	24	-	mA
i.vcc Standby current	(1)	-	6	-	mA
i.vcc Sleep current	VCC_MODE = 0	-	210	-	μA
	VCC_MODE=1, VCC=VDD5=5V	-	300	500	μA

Notes:

- Changes depending on how the program is running
- VDD5 must be kept at 5~ 5.5V for Flash write or erase operation

5.3 GPIO Electrical Characteristics

Table 5-5 GPIO Electrical Characteristics

(unless otherwise stated, T_A =25°C, VCC=15V, VCC_MODE=0)

Parameter	Conditions	Min	Type	Max	Unit
Output rise time	50pF Load, up from 10% to 90% time, T _A = 25°C	-	15	-	ns
Output drop time	50pF Load, down from 90% to	-	13	-	ns

	10% time, T _A = 25°C				
Output high voltage V _{OH}	I _{OH} = 4mA, IOVCC=VDD5=5V	VDD5-0.7	-	-	V
Output low voltage V _{OL}	I _{OL} = 8mA, IOVCC=VDD5=5V	-	-	0.7	V
Input high voltage V _{IH}	(1)	0.7*VDD5	-	-	V
Input low voltage V _{IL}	IOVCC = VDD5 = 5 V	-	-	0.2*VDD5	V
Pull-up resistance of GPIO except P0[2:0], P1[6:3], P2[1], P3[7:6]	V _{in} = 0V	-	33	-	kΩ
Pull-up resistance of GPIO except P0[2:0], P1[6:3], P2[1], P3[7:6]	V _{in} = 0V	-	5	-	kΩ

(1) When VDD5=5V, the minimum value of V_{IH} can be 0.6*VDD5

5.4 PWM IO Electrical Characteristics (for EU6812)

Table 5-6 PWM IO Electrical Characteristics

(Unless Otherwise Stated, T_A =25°C, VCC=15V, VCC_MODE=0)

Parameter	Conditions	Min	Type	Max	Unit
Output pull current	P1_AN[HDIO] = 1	-	50	-	mA
Output perfusion current	P1_AN[HDIO] = 1	-	100	-	mA
Output rise time	50pF Load, from 10% to 90% time, T _A = 25°C	-	18	-	ns
Output drop time	50pF Load, down from 90% to 10% time, T _A = 25°C	-	12	-	ns

5.5 Predriver 6N IO Electrical Characteristics (for EU6861/EU6862)

Table 5-7 Predriver 6N IO Electrical Characteristics (for EU6861)

(Unless Otherwise Stated, T_A = 25°C, VCC=VDRV=15V, VCC_MODE=0)

Parameter	Conditions	Min	Type	Max	Unit
High level output peak current		-	0.8	-	A
Low level output peak current		-	0.8	-	A
Output rise time	1nF Load, up from 10% to 90% of the time	-	330	70	ns
Output drop time	1nF Load, down from 90% to 10% time	-	30	70	ns
Dead time	DT	--	100	--	ns

Table 5-8 Predriver 6N IO Electrical Characteristics (for EU6862)

(Unless Otherwise Stated, T_A = 25°C, VCC =15V)

Parameter	Conditions	Min	Type	Max	Unit
Power Current					

VCC quiescent Current I_{QCC}	$V_{IN} = 0V$ or $5V$	—	0.14	—	mA
VBS quiescent Current I_{QBS}	$V_{IN} = 0V$ or $5V$	—	60	—	μA
Float power leakage current I_{LK}	$V_{BU/V/W} = V_{SU/V/W} = 600V$	—	0.1	5.0	μA
HIN/LIN					
HIN input pull-down resistor R_{HIN}		--	250	--	k Ω
LIN input pull-down resistor L_{HIN}		—	250	—	k Ω
UVLO					
VCC Undervoltage protection on voltage V_{CCUV+}		8.1	9.0	9.9	V
VCC Undervoltage protection off voltage V_{CCUV-}		7.5	8.4	9.3	V
VCC Undervoltage protection on voltage V_{CCUVH}		0.4	0.6	-	V
VBS Undervoltage protection tripping voltage V_{BSUV+}		7.8	8.7	9.6	V
VBS Undervoltage protection reset voltage V_{BSUV-}		7.2	8.1	9.0	V
VBS Undervoltage protection hysteresis voltage V_{BSUVH}		0.4	0.6	—	V
H/L output					
H level output voltage V_{OH}	$I_O = 20mA$	—	0.7	—	V
L level output voltage V_{OL}	$I_O = 20mA$	—	0.2	—	V
H level output short pluse current I_{OH}	$V_O = 0V$, $PWD \leq 10\mu s$	—	0.21	—	A
H level output short pluse current I_{OL}	$V_O = 15V$, $PWD \leq 10\mu s$	—	0.36	—	A
Vs quiescent negative V_{SN}		—	-6.5	—	V
Time parameter					
Rising edge		—	100	—	ns

transmission time of output t_{on}					
Falling edge transmission time of output t_{off}		—	80	—	ns
Rising time of output t_r	$C_L = 1000pF$	—	90	—	ns
Falling time of output t_f	$C_L = 1000pF$	—	50	—	ns
Dead Time DT		—	500	—	ns
Pluse match of input with ouput PM	$ pwin - pwout $	—	40	—	ns

Note:When H PWM input,the iput pluse width of HIN1/2/3 must $\geq 1\mu s$

5.6 ADC Electrical Characteristics

Table 5-9 Electrical Characteristics of ADC

(Unless Otherwise Stated, $T_A = 25^\circ C$, $V_{CC} = 15V$, $V_{CC_MODE} = 0$)

Parameter	Conditions	Min	Type	Max	Unit
INL		-	2	-	LSB
DNL		-	1.5	-	LSB
OFFSET		-	10	-	LSB
SNR	$f_{IN} = 350\text{ kHz}, (1) (2)$	-	70.8	-	dB
ENOB	$f_{IN} = 350\text{ kHz}, (1) (2)$	-	10.5	-	Bit
SFDR	$f_{IN} = 350\text{ kHz}, (1) (2)$	-	68.2	-	dB
THD	$f_{IN} = 350\text{ kHz}, (1) (2)$	-	67	-	dB
Input resistance R_{IN}		-	500	-	Ω
Input capacitance C_{IN}		-	30	-	pF
Conversion time		-	0.6	-	μs
Sampling time	(1)	3	-	63	Number Of ADCLK

Notes:

- (1) ADCLK = 12MHz
- (2) Based on simulation results

5.7 Reference Voltage Electrical Characteristics

Table 5-10 VREF & VHALF

($T_A = -40^\circ C \sim 85^\circ C$, $V_{CC} = 15V$, $V_{CC_MODE} = 0$)

Parameter	Conditions	Min	Type	Max	Unit
VREF	VREFVSEL = 00B	-	4.5	-	V
	VREFVSEL = 01B	-	VDD5	-	V
	VREFVSEL = 11B	-	4	-	V
	VREFVSEL = 10B	-	3	-	V

VHALF		-	VREF/2	-	V
-------	--	---	--------	---	---

5.8 Operational Amplifier Electrical Characteristics

Table 5-11 Electrical Characteristics of Operational Amplifiers

(Unless Otherwise Stated, $T_A = 25^\circ\text{C}$, $V_{CC}=15\text{V}$, $V_{CC_MODE}=0$)

Parameter	Conditions	Min	Type	Max	Unit
Common mode input range V_{ICMR}		0	-	$V_{DD5}-1.5$	V
Mismatch voltage V_{OS} of operational amplifier		-	5	-	mV
The open loop gain A_{OL}	$R_L = 100\text{ k}\Omega$	-	80	-	dB
unit gain bandwidth UGBW	$C_L = 40\text{ pF}$	6	10	-	MHz
Swing rate of SR operational amplifier	$C_L = 40\text{ pF}$	10	15	-	$\text{V}/\mu\text{s}$

5.9 HALL/BEMF Electrical Features

Table 5-12 HALL/BEMF Electrical Characteristics

(Unless Otherwise Stated, $T_A = 25^\circ\text{C}$, $V_{CC}=15\text{V}$, $V_{CC_MODE}=0$)

Parameter	Conditions	Min	Type	Max	Unit
Internal BEMF resistance		5.4	6.8	8.2	$\text{k}\Omega$
Relative precision between BEMF built-in resistors		-	1	-	%

5.10 Electrical Characteristics of OSC

Table 5-13 Electrical Characteristics of OSC

($T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$, $V_{CC}=5 \sim 24\text{V}$, $V_{CC_MODE}=0$)

Parameter	Conditions	Min	Type	Max	Unit
System clock frequency		23.5	24	24.5	MHz
Low speed clock frequency		29	32.8	37	kHz

Table 5-14 Electrical Characteristics of OSC(only for EU6862)

($T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$, $V_{CC}=12 \sim 20\text{V}$)

Parameter	Conditions	Min	Type	Max	Unit
System clock frequency		23.5	24	24.5	MHz
Low speed clock frequency		29	32.8	37	kHz

5.11 Reset Wlectrical Characteristics

Table 5-15 Reset Electrical Characteristics

 ($T_A = -40^{\circ}\text{C} \sim 85^{\circ}\text{C}$, $V_{CC} = 5 \sim 24\text{V}$, $V_{CC_MODE}=0$)

Parameter	Conditions	Min	Type	Max	Unit
Reset the minimum width of the low level		50	-	-	μs

Table 5-16 Reset Electrical Characteristics(only for EU6862)

 ($T_A = -40^{\circ}\text{C} \sim 85^{\circ}\text{C}$, $V_{CC} = 12 \sim 20\text{V}$)

Parameter	Conditions	Min	Type	Max	Unit
Reset the minimum width of the low level		50	-	-	μs

5.12 LDO Electrical Characteristics

Table 5-17 LDO Electrical Characteristics

 ($T_A = -40^{\circ}\text{C} \sim 85^{\circ}\text{C}$, $V_{CC}=5\text{v} \sim 24\text{V}$, $V_{CC_MODE}=0$)

Parameter	Conditions	Min	Type	Max	Unit
VDD5 voltage	$V_{CC} = 7 \sim 30\text{V}$, $V_{CC_MODE} = 0$	4.7	5	5.3	V
VDD18 voltage		-	1.85	-	V

Table 5-18 LDO Electrical Characteristics(only for EU6862)

 ($T_A = -40^{\circ}\text{C} \sim 85^{\circ}\text{C}$, $V_{CC} = 12 \sim 20\text{V}$)

Parameter	Conditions	Min	Type	Max	Unit
VDD5 voltage	$V_{CC} = 7 \sim 30\text{V}$, $V_{CC_MODE} = 0$	4.7	5	5.3	V
VDD18 voltage		-	1.85	-	V

5.13 Package Tthermal Resistance

Table 5-19 LQFP48 Package Thermal Resistance

Parameter	Conditions	Value	Unit
Chip junction temperature Θ_{JA} relative to ambient temperature	(1), (3)	52.4	$^{\circ}\text{C}/\text{W}$
	(2), (3)	72.2	$^{\circ}\text{C}/\text{W}$
Chip junction temperature Θ_{JC} relative to package surface temperature	(2), (3)	17	$^{\circ}\text{C}/\text{W}$

(1) JEDEC tandard, 2S2P PCB

(2) JEDEC standard, 1S0P PCB

(3) The actual application condition is different, it will differ with the test result

Table 5-20 QFN56 Package Thermal Resistance

Parameter	Conditions	Value	Unit
-----------	------------	-------	------

Chip junction temperature Θ_{JA} relative to ambient temperature	(1), (3)	33	°C/W
	(2), (3)	55	°C/W
Chip junction temperature Θ_{JC} relative to package surface temperature	(1), (3)	9.2	°C/W

- (1) JEDEC standard, 2S2P PCB
- (2) JEDEC standard, 1S0P PCB
- (3) The actual application condition is different, it will differ with the test result

Table 5-21 QFN40 Package Thermal Resistance

Parameter	Conditions	Value	Unit
Chip junction temperature Θ_{JA} relative to ambient temperature	(1), (3)	40	°C/W
	(2), (3)	66	°C/W
Chip junction temperature Θ_{JC} relative to package surface temperature	(1), (3)	12	°C/W

- (1) JEDEC standard, 2S2P PCB
- (2) JEDEC standard, 1S0P PCB
- (3) The actual application condition is different, it will differ with the test result

Table 5-22 QFN32 Package Thermal Resistance

Parameter	Conditions	Value	Unit
Chip junction temperature Θ_{JA} relative to ambient temperature	(1), (3)	47	°C/W
	(2), (3)	74	°C/W
Chip junction temperature Θ_{JC} relative to package surface temperature	(1), (3)	20	°C/W

- (1) JEDEC standard, 2S2P PCB
- (2) JEDEC standard, 1S0P PCB
- (3) The actual application condition is different, it will differ with the test result

Table 5-23 SSOP24 Package Thermal Resistance

Parameter	Conditions	Value	Unit
Chip junction temperature Θ_{JA} relative to ambient temperature	(1), (2)	75	°C/W

- (1) JEDEC standard, 2S2P PCB
- (2) The actual application condition is different, it will differ with the test result

Table 5-24 LQFP32 Package Thermal Resistance

Parameter	Conditions	Value	Unit
Chip junction temperature Θ_{JA} relative to ambient temperature	(1), (3)	55	°C/W
	(2), (3)	75	°C/W
Chip junction temperature Θ_{JC} relative to package surface temperature	(1), (3)	20	°C/W

- (1) JEDEC standard, 2S2P PCB
- (2) JEDEC standard, 1S0P PCB
- (3) The actual application condition is different, it will differ with the test result

Table 5-25 QFN48 7*7 Package Thermal Resistance

Parameter	Conditions	Value	Unit
Chip junction temperature Θ_{JA} relative to ambient temperature	(1), (3)	33	°C/W
	(2), (3)	55	°C/W
Chip junction temperature Θ_{JC} relative to package surface temperature	(1), (3)	9.2	°C/W

- (1) JEDEC standard, 2S2P PCB
- (2) JEDEC standard, 1S0P PCB
- (3) The actual application condition is different, it will differ with the test result

6 Reset Control

6.1 Reset Source (RST_SRC)

The chip has 6 reset sources:

- Power-on reset (RSTPOW)
- External reset (RSTEXT)
- Low-voltage reset (RSTLVD)
- Watchdog reset (RSTWDT)
- Flash operation error reset (RSTFED)
- Debug reset (RSTDBG).

The reset flag can be queried and recorded in register RST_SR. The last reset will put the relevant position 1, the other signs clear 0. To clear reset flag, set RST_SR[RSTCLR] to 1 to clear RST_SR[7:3] .

6.2 Reset Enable

Reset to enable reference to the associated configuration registers. Reset source of LVD and WDT fixed enabled.

6.3 Power-On Reset/External Reset

When the chip RSTN pin is lower than 25us, the chip considers this to be a reset event. After reset, the MCU starts to execute the program from address 0. Setting the reset signal to be valid, the MCU will start the reset and BOOT procedures. Similarly, during the process of power on, the chip will also turn on the power on position of the internal circuit, start and reset. .

6.4 Low Voltage Reset

The internal circuit of the chip will monitor the VDD5. If the voltage of the VDD5 drops to the reset threshold, the internal monitoring circuit will send out the corresponding reset signal, prompting the chip to reset. Relative registers are configured to enable low voltage detection circuits, as well as low voltage thresholds.

6.5 Watchdog Reset

After enabling watchdog timer, if the dog is not fed in time before its count overflow, counter overflow will cause the system reset. This reset source prevents the program from running away. After the watchdog overflows, the reset module will reset the MCU.

6.6 FEDR Reset

The FLASH action module provides the ability for the software to "write", "erase" and read FLASH with MOVX (see the code protection section below). If the software tries to use this command to erase the last sector(0x3F80 ~ 0x3FFF), it will issue FLASH illegal operation reset.The FEDR reset source has been enabled and cannot be disabled.

6.7 Reset Register

Table 6-1 Reset Control RST_SR (0xC9)

Bit	7	6	5	4	3	2	1	0
Name	RSTPOR	RSTEXT	RSTLVD	RSV	RSTWDT	RSTFED	RSTDBG	RSTCLR
Type	R	R	R	R	R	R	R	W1

Reset Value	X	X	X	X	X	X	X	0
-------------	---	---	---	---	---	---	---	---

Bit	Name	Description
[7]	RSTPOW	Power on reset flag 0: Last reset did not come from the power on reset 1: Last reset came from the power on reset
[6]	RSTEXT	External reset flag 0: Last reset did not come from an external reset 1: Last reset came from external reset
[5]	RSTLVD	Low voltage reset flag 0: Last reset was not caused by a low voltage reset 1: Last reset came from the reset caused by low voltage
[4]	RSV	RSV
[3]	RSTWDT	Watchdog overflow reset flag 0: Last reset was not caused by a watchdog overflow 1: Last reset came from the overflow of the watchdog
[2]	RSTFED	FLASH code protection flag 0: Last reset was not caused by FLASH code protection 1: Last reset came from the reset caused by FLASH code protection
[1]	RSTDBG	Debug reset flag 0: Last reset was not caused by the debug interface 1: Last reset came from the reset caused by the debug interface
[0]	RSTCLR	Clear the analog reset flag register Clear Bit[7:3] reset flag when writing 1 and meaningless when reading.

7 Interrupt Control

7.1 Interrupt Register

7.1.1 IE (0xA8)

Table 7-1 IE (0xA8) Interrupt Enable

Bit	7	6	5	4	3	2	1	0
Name	EA	RTCIE	RSV	ES0	SPIIE	EX1	TSDIE	EX0
Type	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	EA	Enable All Interrupts. 0: Disable 1: Enable
[6]	RTCIE	RTC interrupt enable 0: Disable 1: Enable
[5]	RSV	Reserved
[4]	ES0	UART interrupt enable 0: Disable 1: Enable
[3]	SPIIE	SPI interrupt enable 0: Disable 1: Enable
[2]	EX1	External interrupt 1 enable 0: Disable 1: Enable
[1]	TSDIE	TSD (Temperature sensor detect) Temperature sensing interrupt 0: Disable 1: Enable
[0]	EX0	External interrupt 0 enable 0: Disable 1: Enable

7.1.2 IP0 (0xB8)

Table 7-2 IP0 (0xB8) Interrupt Priority 0

Bit	7	6	5	4	3	2	1	0
Name	PDRV		PX1		PX0		PLVW	
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:6]	PDRV	Driver interrupts priority control
[5:4]	PX1	INT1 (external interrupt 1) priority control
[3:2]	PX0	INT0 (external interrupt 0) priority control
[1:0]	PLVW	LVW (low voltage alarm) interrupt priority control

Note:

The interrupt priority control value from 0 to 3 successively indicates that the priority is from the lowest to

the highest, and there are 4 levels of priority control.

7.1.3 IP1 (0xC0)

Table 7-3 IP1 (0xC0) Interrupt Priority 1

Bit	7	6	5	4	3	2	1	0
Name	PCMP		PADC		PTIM1		PTIM2	
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:6]	PCMP	The comparator interrupts priority control
[5:4]	PADC	ADC interrupts priority control
[3:2]	PTIM1	Timer 1 interrupts priority control
[1:0]	PTIM2	Timer 2 interrupts priority control

Note:

The interrupt priority control value from 0 to 3 successively indicates that the priority is from the lowest to the highest, and there are 4 levels of priority control.

7.1.4 IP2 (0xC8)

Table 7-4 IP2 (0xC8) Interrupt Priority-2

Bit	7	6	5	4	3	2	1	0
Name	PTSD		PTIM4		PTIM3		PRTC	
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:6]	PTSD	TSD temperature sensor detect interrupt priority control
[5:4]	PTIM4	Timer 4 and systick interrupt priority control
[3:2]	PTIM3	Timer 3 interrupt priority control
[1:0]	PRTC	RTC interrupt priority control

Note:

The interrupt priority control value from 0 to 3 successively indicates that the priority is from the lowest to the highest, and there are 4 levels of priority control.

7.1.5 IP3 (0xD8)

Table 7-5 IP3 (0xD8) Interrupt Priority 3

Bit	7	6	5	4	3	2	1	0
Name	PDMA0		PSPI		PI2C		PUART	
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:6]	PDMA0	DMA0 interrupt priority control

[5:4]	PSPI	SPI interrupt priority control
[3:2]	PI2C	I2C interrupt priority control
[1:0]	PUART	UART interrupt priority control

Note:

The interrupt priority control value from 0 to 3 successively indicates that the priority is from the lowest to the highest, and there are 4 levels of priority control.

7.1.6 TCON (0x88)

Table 7-6 TCON (0x88)

Bit	7	6	5	4	3	2	1	0
Name	RSV		TSDIF	IT1		IF0	IT0	
Type	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:6]	RSV	Reserved
[5]	TSDIF	TSD temperature sensor detects interrupt flag. This flag bit is often used in conjunction with the temperature protection state bit (TSDIF), which reflects a state that has exceeded the set temperature. 0: The chip has no interruption beyond the set temperature 1: There is an interruption of the chip exceeding the set temperature. The software writes 0 to clear this bit to zero
[4:3]	IT1[1:0]	INT1 external interrupt 1 level trigger control 00: Rising edge triggers interrupt 01: Falling edge triggers interrupt 1x: Level change (up or down) triggers the interrupt
[2]	IF0	INT0 external interrupt 0 flag 0: INT0 is not interrupted 1: INT0 broke. The software writes 0 to clear this bit to zero
[1:0]	IT0[1:0]	INT0 external interrupt 0 level trigger control 00: Rising edge triggers interrupt 01: Falling edge triggers interrupt 1x: Level change (up or down) triggers the interrupt

7.2 Interrupt Description

Table 7-7 Interrupt Description

Interrupt source	Default priority	Vector address	Flag	Need software clear	Enable bit	Priority control
Reset	Highest	0x0000	N/A	N/A	Always enabled	Highest
LVW (Low Voltage Warning Interrupt)	0	0x0003	LVSR[0]	Y	CCFG1[6]	IP0[1:0]
External Interrupt (INT0)	1	0x000B	TCON[2]	Y	IE[0]	IP0[3:2]
External Interrupt (INT1)	2	0x0013	P1IF[7:0]/ P2IF[7:0]	Y	IE[2]	IP0[5:4]
DRV Interrupt	3	0x001B	DRV_SR[5:4]	Y	DRV_SR[2:0]	IP0[7:6]
TIM2 Interrupt	4	0x0023	TIM2_CR1[7:5]	Y	TIM2_CR1[4:3] TIM2_CR0[3]	IP1[1:0]
TIM1 Interrupt	5	0x002B	TIM1_SR[4:0]	Y	TIM_IER[4:0]	IP1[3:2]
ADC Interrupt	6	0x0033	ADC_CR[0]	Y	ADC_CR[1]	IP1[5:4]
CMP Interrupt	7	0x003B	CMP_SR[7]/ CMP_SR[6:4]	Y	CMP_CR0[7:0]	IP1[7:6]
RTC Interrupt	8	0x0043	RTC_STA[6]	Y	IE[6]	IP2[1:0]
TIM3 Interrupt	9	0x004B	TIM3_CR1[7:5]	Y	TIM3_CR1[4:3] TIM3_CR0[3]	IP2[3:2]
TIM4 Interrupt Systick Interrupt	10	0x0053	TIM4_CR1[7:5] DRV_SR[7]	Y	TIM4_CR1[4:3] TIM4_CR0[3] DRV_SR[6]	IP2[5:4]
TSD Interrupt	11	0x005B	TCON[5]	Y	IE[1]	IP2[7:6]
UART Interrupt	12	0x0063	UT_CR[1:0]	Y	IE[4]	IP3[1:0]
I2C Interrupt	13	0x006B	I2C_SR[0]	Y	I2C_CR[0]	IP3[3:2]
SPI Interrupt	14	0x0073	SPI_CR1[7]	Y	SPI_CR1[0]	IP3[5:4]
DMA Interrupt	15	0x007B	DMA_CR0[7] DMA_CR1[7]	Y	DMA0_CR0[2]	IP3[7:6]

There are 15 interrupt sources inside the chip, as shown in Table 7-7. Each interrupt source has four levels of priority, configured through registers IP0~IP3. High-priority interrupt requests can be responded to in low-priority interrupt service routines. If two interrupts are in the same level, the order of priority is shown in the above table, the smaller the label, the higher the priority; new interrupts cannot interrupt interrupt processing of the same priority.

IE[EA] is global interrupts enabling, EA=0 disable all interrupt requests.

7.3 External Interrupt

External interrupts have two interrupt sources.

When P0.0 ~ P0.6、P1.1 is set as digital IO input or comparator CMP4 is enabled, EX0=1 can be set as external interrupt 0 (INT0). When setting P1.0 ~ P1.7 and P2.0 ~ P2.7 as digital IO input, EX1=1 and

corresponding P1IE/P2IE can be set to share external interrupt 1 (INT1).

There are external interrupt 0 enable bit EX0, interrupt flag bit IF0, interrupt level trigger control IT0.EXT0CFG in register LVSR specifies the source of external interrupt 0. These sources can be P0.0 ~ P0.6、 P1.1 input or any of the comparator CMP4 output. All interrupt sources of external interrupt 0 share an interrupt entry and an interrupt flag bit.

External interrupt 1 enable bit EX1, 16 PIN interrupt enable depending on P1IE, P2IE.The corresponding interrupt flag bit is P1IF and P2IF, and the interrupt level trigger control is IT1.

Table 7-8 IO Corresponding to External Interrupt 1

SFR address	Field	Name	Describe	R/W	Reset value
0xD1	[7:0]	P1IE[7:0]	Interrupt enable bits of corresponding pin of P1 when Port1 as EXTI1 source.	R/W	0x00
0xD2	[7:0]	P1IF[7:0]	Interrupt flag bits of corresponding pin of P1 when Port1 as EXTI1 source. NOTE: When the MCU writes 0 to clear the corresponding flag bit, the flag bit that does not need to be cleared must be written with 1, otherwise the interrupt may be cleared by mistake. The following statements are recommended: mov D2h,#0FEh, for clearing P1IF[0]	R/W	0x00
0xD3	[7:0]	P2IE[7:0]	Interrupt enable bits of corresponding pin of P2 when Port2 as EXTI1 source.	R/W	0x00
0xD4	[7:0]	P2IF[7:0]	Interrupt flag bits of corresponding pin of P2 when Port2 as EXTI1 source. NOTE: When the MCU writes 0 to clear the corresponding flag bit, the flag bit that does not need to be cleared must be written with 1, otherwise the interrupt may be cleared by mistake. The following statements are recommended: mov D4h,#0FEh, for clearing P2IF[0]	R/W	0x00

8 I2C

The I2C (Inter-Integrated Circuit Bus) module provides a two-wire serial interface that complies with industry standards. It is a simple two-way synchronous serial bus that can be used for communication between MCU and external I2C devices. The bus consists of two serial lines: SDA (serial data line) and SCL (serial clock line). These lines are bidirectional I/O lines, so the bus interface is open-drain output. The bus can work normally by pulling up the resistor to VDD5.

Main features:

- Implemented the standard mode of I2C protocol (up to 100 kHz), fast mode (up to 400 kHz) and fast+ mode (up to 1MHz).
- Supports both master mode and slave mode
- Support 7-bit address mode and broadcast addressing.
- Supports DMA data transfer, which can effectively reduce the burden on the CPU.

SDA and SCL are high when the bus is idle. This is the only basis for the device to detect whether the bus is idle. During the transmission, there is only one master device and at least one slave device on the bus. In this case, if other devices want to initiate I2C communication, they must wait until the end of the current communication. The master device is used to start the bus to transmit data, and send clock signals to all devices through SCL, and send slave addresses and read and write modes through SDA. If there is a device on the bus that matches the address, the device will act as a slave. The relationship between master and slave devices and data transmission and reception on the bus is not constant. If the master wants to send data to the slave device, the master first addresses the slave device, then actively sends data to the slave device, and finally the master terminates the data transfer. The communication process is shown in Figure 8-1. If the master wants to receive data from the slave device, the master device first addresses the slave device, then the master receives the data sent from the device, and finally the master terminates the receiving process, the communication process is shown in Figure 8-2. Under these circumstances, the master is responsible for generating the timing clock and terminating the data transfer.




Figure 8-1 Master Sends Data to Slave




Figure 8-2 Master Receives Data from Slave

The I2C of MCU series can be set to master mode or slave mode, the fastest speed up to 1MHz. When using I2C, it is only necessary to configure I2C and fill in the correct I2C address. Then, I2C communication is only controlled by the start signal (STA), read and write signal (DMOD), bus suspend signal (STR), reply signal (NACK) and stop signal (STP).

8.1 Operating Instructions

8.1.1 Master Mode

1. Configure I2C_CR[I2CMS] as master mode;
2. Configure I2C_CR[I2CSPD] to select the clock frequency SCL;
3. Configure I2C_ID to set target device address;
4. Configure I2C_SR[DMOD] to set the direction of the write/read;
5. Configure I2C_CR[I2CEN] to enable the I2C;
6. Configure I2C_SR[I2CSTA] to send START signal and address. After receiving ACK/NACK, I2C_SR[STR] is set by hardware and SCL is forced low by the master;
7. For sending data, after writing the I2C_DR register, reset I2C_SR[STR] to release SCL and the master starts sending data. When the data is sent and the ACK/NACK is received, I2C_SR[STR] is set to 1 by hardware and SCL is forced low by the master;
8. For receiving data, after resetting I2C_SR[STR], the master starts receiving data. When the data is received, I2C_SR[STR] is set by hardware, SCL is forced low by the master. At this time, you can set ACK/NACK through I2C_SR[NACK], then write 0 to I2C_SR[STR] to release SCL to send ACK/NACK signal. If new data is received, I2C_SR[STR] is set by hardware and SCL is forced low by the master.
9. If you want to stop sending, you can set I2C_SR[I2CSTP] when I2C_SR[STR] is 1, and master sends stop signal when I2C_SR[STR] is cleared.

8.1.2 Slave Mode

1. Configure I2C_CR[I2CMS]=0 as slave mode;
2. Configure I2C_ID[I2CADD] to set the slave address; or configure I2C_ID[GC] = 1 to enable the broadcast mode.
3. Configure I2C_CR[I2CEN]=1 to enable I2C.
4. Waiting for the START signal and address. After receiving the START signal and the correct address, SCL is forced low by the slave. I2C_SR[I2CSTA] and I2C_SR[STR] are set by hardware. At this time, you can set ACK/NACK through I2C_SR[NACK], and select whether the communication is receiving or sending data through I2C_SR[DMOD].
5. For sending data, write the I2C_DAT register to send data. After resetting I2C_SR[STR] to release SCL, send data after sending ACK/NACK. When the data transmission is completed and the ACK/NACK from the master is received, the SCL is forced low by the slave, and I2C_SR[STR] is set to 1.
6. For receiving data, reset I2C_SR[STR] to release SCL when ready to receive data. When the slave finishes receiving data, the I2C_SR[STR] is set to 1 by hardware, SCL is forced low by the slave. After setting ACK/NACK through I2C_SR[NACK], reset I2C_SR[STR] to release SCL and send ACK/NACK. If new data is received, I2C_SR[STR] is set by hardware and SCL is forced low by the master.
7. RESTART: When the slave receives the START signal in the busy state, it will stop the current work and wait for the receiving address.

8.1.3 I2C Interrupt Resources

Interrupt sources of I2C are:

1. I2C_SR[STR] = 1, this interrupt source is valid in both master and slave modes.
2. I2C_SR[I2CSTP] = 1, This interrupt source is only valid in slave mode.

If the I2C interrupt I2C_CR [I2CIE] is set, the I2C will generate an interrupt request.

8.2 I2C Register

8.2.1 I2C_CR (0x4028)

Table 8-1 I2C_CR (0x4028)

Bit	7	6	5	4	3	2	1	0
Name	I2CEN	I2CMS	RSV			I2CSPD		I2CIE
Type	R/W	R/W	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	I2CEN	I2C Enable 0: Disable 1: Enable, switch the corresponding GPIO to I2C mode, OPEN DRAIN output. Whether the I2C pull-up is open or not is determined by the pull-up setting of its IO
[6]	I2CMS	I2C mode selection 0: Slave mode 1: Master mode
[5:3]	RSV	Reserved
[2:1]	I2CSPD	I2C rate setting, only valid for master mode 00:100kHz transmission rate 01:400kHz transmission rate 10:1MHz transmission rate 11: Reserved
[0]	I2CIE	Interrupt enable bit 0: I2C access interruption is prohibited 1: I2C is allowed to enter the interrupt. The interrupt request is generated by I2C_SR[I2CIF]

8.2.2 I2C_ID (0x4029)

Table 8-2 I2C_ID (0x4029)

Bit	7	6	5	4	3	2	1	0
Name	I2CADD							GC
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	0	1	0	1	0	1	0

Bit	Name	Description
[7:1]	I2CADD	I2C address
[0]	GC	Broadcast call support, valid only in slave mode. 0: Broadcast calls are not supported 1: Supports broadcast calls, namely 0x00 address will also respond

8.2.3 I2C_DR (0x402A)

Table 8-3 I2C_DR (0x402A)

Bit	7	6	5	4	3	2	1	0
Name	I2C_DR							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	I2C_DR	I2C data register

8.2.4 I2C_SR (0x402B)

Table 8-4 I2C_SR (0x402B)

Bit	7	6	5	4	3	2	1	0
Name	I2CBSY	DMOD	RSV	I2CSTA	I2CSTP	STR	NACK	I2CIF
Type	R	R/W	R	R/W	R/W	R/W0	R/W	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	I2CBSY	<p>I2C busy status flag</p> <p>When I2CEN is 0, I2CBSY becomes 0 automatically.</p> <p>Master mode:</p> <p>After sending START successfully, the hardware sets '1'; after sending STOP successfully, the hardware clears '0'.</p> <p>Slave mode:</p> <p>After receiving START and address matching successfully, the hardware is set to '1'; after receiving STOP, the hardware is clear to '0'.</p>
[6]	DMOD	<p>I2C read or write flags</p> <p>Master mode:</p> <p>0: Write mode (the Master side sends data and the slave side receives data)</p> <p>1: Read mode (the Master side receives data and the slave side sends data)</p> <p>In Master mode, DMOD can only be effectively modified if:</p> <p>I2CSTA bit to 1</p> <p>When write 1 to I2CSTA , change DMOD</p> <p>Slave mode:</p> <p>0: Write mode (the master side sends data and the slave side receives data)</p> <p>1: Read mode (the master side receives data and the slave side sends data)</p>
[5]	RSV	Reserved
[4]	I2CSTA	<p>Master mode:</p> <p>The software is set to 1. When SCL and SDA are high, START and address bytes are sent, and 0 is automatically cleared by the hardware after sending. I2CSTA is prohibited from writing when sending or receiving data. To send RESTART, set I2CSTA to '1' after sending or receiving data.</p> <p>0: Non-start and address bytes</p> <p>1: Send START or RESTART and address bytes</p> <p>Slave mode:</p>

		<p>The hardware receives START and the address byte matches the postposition 1; the software writes 0 to clear; if the address does not match after receiving START, I2CSTA will not set. All subsequent events are ignored until the next START event is received.</p> <p>In slave mode, I2CSTA and I2CSTP determine the current situation of I2C data:</p> <p>Table 8-5 I2C status flags</p> <table border="1" data-bbox="568 454 1299 792"> <thead> <tr> <th>START</th> <th>STOP</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Data bytes are currently being sent/received</td> </tr> <tr> <td>0</td> <td>1</td> <td>You currently receive STOP</td> </tr> <tr> <td>1</td> <td>0</td> <td>The START + address byte is currently received</td> </tr> <tr> <td>1</td> <td>1</td> <td>You currently receive STOP and then START + address bytes</td> </tr> </tbody> </table> <p>Note: when I2CEN is '0', I2CSTA will be automatically cleared by the hardware '0'.</p>	START	STOP	Description	0	0	Data bytes are currently being sent/received	0	1	You currently receive STOP	1	0	The START + address byte is currently received	1	1	You currently receive STOP and then START + address bytes
START	STOP	Description															
0	0	Data bytes are currently being sent/received															
0	1	You currently receive STOP															
1	0	The START + address byte is currently received															
1	1	You currently receive STOP and then START + address bytes															
[3]	I2CSTP	<p>Master mode:</p> <p>When I2CBSY is 1, the software can effectively write 1, and the hardware will send STOP when STR is 0, and the hardware will automatically clear after sending. If I2CSTA and I2CSTP write 1 at the same time, and I2CBSY will be '1', I2C first sends STOP, then sends START and address bytes after STOP, and STR hardware sets 1 after START and address bytes are sent. In the process of sending or receiving data, writing I2CSTP is prohibited until the data transmission is completed.</p> <p>0: Do not send STOP 1: Send STOP</p> <p>Slave mode:</p> <p>I2CSTP is set by hardware after receiving STOP, software writes 0 to clear</p> <p>Status flags refer to Table 8-5</p> <p>Note: when I2CEN is 0, I2CSTP will be automatically cleared by hardware.</p>															
[2]	STR	<p>I2C event completion indicates that when the bit is 1, the SCL will be forcibly pulled down to keep the bus busy. This bit is set by hardware 1, software write 0 to clear.</p> <p>Master mode:</p> <p>When hardware sends START+ address byte and receives ACK/NACK signal; When the hardware has sent STOP, START + address bytes in order and received ACK/NACK signal; When the hardware sends the data and receives an ACK/NACK signal; When the hardware receives the data;</p> <p>Slave mode:</p> <p>When the hardware receives the START + matching address; When the hardware receives the data; When the hardware sends an ACK/NACK signal and data;</p> <p>Note: when I2CEN is 0, I2CSTP will be automatically cleared by hardware.</p>															
[1]	NACK	<p>The reply signal after I2C sends or receives the address byte or data byte, namely the 9th bit of data.</p> <p>In send mode, this bit is read only and can only read the response signal of the</p>															

		<p>communication device.</p> <p>In the receiving mode, the bit can be read and written to send a reply signal to the communication device. The bit can only read the written value</p> <p>0: ACK 1: NACK</p> <p>Note: when I2CEN is 0, I2CSTP will be automatically cleared by hardware.</p>
[0]	I2CIF	<p>I2C interrupt request flag bit, clearing I2CIF will allow I2C to continue transmitting data. This bit is controlled by the hardware.</p> <p>0: No I2C interrupt request 1: There are I2C interrupt requests</p> <p>Master mode: When STR is 1, I2CIF set 1, otherwise set 0</p> <p>Slave mode: When I2CSTP is 1 or STR is 1, I2CIF set 1, otherwise set 0</p> <p>Note: when I2CEN is 0, I2CSTP will be automatically cleared by hardware.</p>

9 SPI

SPI is the abbreviation of Serial Peripheral Interface, and it is a kind of high-speed full-duplex synchronous serial bus. SPI of EU6812 can be either a master or a slave, and can use a 3-wire or 4-wire transmission mode to allow multiple master devices and slave devices to exist on the bus. The complete SPI consists of four signal lines, namely MOSI, MISO, SCLK and NSS.

MOSI signal is the data signal of SPI. When SPI is the master, it outputs the data signal; SPI is the slave, it receives the data signal.

MISO signal is the data signal of SPI. When SPI is the master, it receives the data signal; when SPI is the slave, it outputs the data signal. The MISO pin is placed in a high impedance state when SPI is disabled or works in a 4-wire slave mode and is not selected.

SCLK signal is SPI clock signal, is the data signal transmission benchmark signal, sent by the master.

NSS signal is the selected communication number of SPI device. When SPI works in 3-wire mode, NSS signal will be disabled and NSS port will be just a normal IO port. When SPI works in slave mode, NSS ports can be configured as input ports to detect NSS signals from the master. When SPI works in single-master single-slave mode, NSS signal of the master can be configured as output to start SPI of the slave machine. When SPI works in multi-master mode, NSS signal is configured as input to detect whether other masters are communicating with the bus at present, so as to avoid conflicts when data transmission between more than two masters occurs. When SPI works in single-master multi-slave mode, the master can communicate by configuring multiple IO ports as NSS signals to select different slave machines.

9.1 Operation Declaration

9.1.1 SPI Master Mode

When SPI mode select bit SPI_CR0[SPIMS] as 1, SPI will work in master mode. In this mode, SPI starts the transfer based on whether the shift register is empty. When writing data to SPI_DR, the data is actually written to the sending buffer. At this time, the null flag of sending buffer SPI_CR1[TXBMT] will be set to 0. If the shift register is empty at this time, the data in the sending buffer will be transferred to the shift register and the transmission starts. SCK outputs clock signal, MOSI and MISO will send or receive data from higher bit according SCK. After the transmission, SPI_CR1[SPIIF] and SPI_CR1[TXBMT] will set 1. The data of the shift register will be the data received by MISO, and the data will be sent to the receiving buffer. When the data is read from SPI_DR, the data of the receiving buffer will be obtained. In the case of SPI_CR1[TXBMT]=0, write data to SPI_DR, then write clashes flag bit SPI_CR1[WCOL] will be set, and keep the data in the sending buffer.

9.1.1.1 Master Mode Configuration

1. Configure SPI_CR1[NSSMOD] and Set the working mode of SPI
2. Configure SPI_CR1[CPOL] and set the clock polarity.
3. Configure SPI_CR1[CPHA] and set the clock phase;
4. Configure SPI_CR1[SPIMS]=1, set the master mode;
5. Configure SPI_CLK and set SCK frequency;
6. Configure SPI_CR1[SPIEN]=1 to enable SPI;
7. Configure SPI_DR to write the data to be sent, and SPI will transfer it every time it writes.

9.1.2 SPI Slave Mode

When SPI_CR0[SPIMS] is 0, SPI will work in slave mode. In this mode, SPI's SCK signal will be provided by the SPI of the master. When SCK signal is not input, sending buffer flag bit will be the initial state. When SCK signal is input, MOSI and MISO of slave machine will start to receive and send data. When transmission is completed, SPI_CR1[SPIIF] and SPI_CR1[TXBMT] will be set to 1, and SPI_CR0[RXBMT], empty flag bit of receiving buffer, will be set to 0 to indicate that there is currently unread data. If SPI_CR0[RXBMT]=0 and new data is ready to be sent to the receiving buffer, SPI_CR1[RXOVR] will set 1 and the data in the receiving buffer will remain unchanged. SPI_CR1[TXBMT] is set to 0 when writing data to SPI_DR. If the data is then written to SPI_DR, SPI_CR1[WCOL] will set to 1 and keep the data in the sending buffer. If the 4-wire mode is used, the NSS signal will be the input signal and the descending edge of the NSS will reset the bit counter.

9.1.2.1 Slave Configuration

1. Configure SPI_CR1[NSSMOD] to use 3-line slave mode and 4-line slave mode
2. Configure SPI_CR1[CPOL] to set the clock polarity.
3. Configure SPI_CR1[CPHA] to set the clock phase;
4. Configure SPI_CR1[SPIMS]=0, set as slave mode;
5. Configure SPI_CR1[SPIEN]=1 to enable SPI;
6. Configure SPI_DR, write operation data, and wait for the master to send clock signal.

9.1.3 SPI Interrupt Source

If SPI interrupt is allowed (SPIIE=1 of IE register), the interrupt will occur when one of the following 4 flag bits is set to 1.

Note: all four of these flag bits must be cleared by software.

1. At the end of each byte transfer, SPI interrupt flag SPIIF is set to 1. This flag applies to all SPI modes.
2. The write conflict flag WCOL is set to 1 if SPI_DR is written when the data in the sending buffer has not been transferred to the shift register. When this happens, the write to SPI_DR is ignored and does not write to the send buffer. This flag applies to all SPI modes.
3. When SPI is configured to work as a master device in a multi-master mode and NSS is pulled down to low level, the mode error flag MODF is set to 1. When a mode error occurs, the SPIMS and SPIEN bits are cleared to disable SPI and allow another master device to access the bus.
4. The receive overflow flag RXOVR is set to 1 when SPI is configured to be slave device and the transfer ends at one time, while the receive buffer holds the data from the last transmission unread. The newly received bytes will not be transferred to the receive buffer, allowing the previously received bytes to be read. The data bytes that caused the overflow are lost.

9.1.4 SPI Working Modes

SPI works in several ways: 3-line SPI, 4-line slave/multi-master, and 4-line single-master. The work mode of SPI is configured by SPI_CR1[NSSMOD].

When SPI_CR1[NSSMOD]=00, SPI will work in 3-wire mode and NSS port will not be connected to IO port, which can be used in master-slave mode. Since there is no NSS signal as the device selection signal, it is required that there cannot be more than one slave machine on the bus, that is, point-to-point communication can only be carried out. The connection mode of the master slave machine is shown in Figure 9-1.




Figure 9-1 Diagram of 3-line single-master mode and 3-line single-slave mode connection

When SPI_CR1[NSSMOD]=01, SPI will work in 4-wire mode, NSS port will be used as the input port to detect and select the communication number. When SPI_CR0[SPIMS]=1, this mode is multi-master mode. When SPI_CR0[SPIMS]=0, this mode of operation is slave mode. For multi-master mode, when the NSS of a master on the bus is pulled down, the main opportunity sets SPI_CR1[MODF] to 1 and changes it to slave mode, and SPI is disabled. For slave mode, SPI will start the transfer when slave NSS is pulled down two system cycles. The connection mode of multiple masters is shown in Figure 9-2.




Figure 9-2 Multi-master mode connection diagram

When SPI_CR1[NSSMOD]=1x, SPI will work in 4-wire mode, which is only applicable to master mode. In this way, NSS signal is the output signal, which can be controlled by writing the value of SPI_CR1[NSSMOD0]: when SPI_CR1[NSSMOD0]=1, NSS port will output high level; when SPI_CR1[NSSMOD0]=0, NSS port will output low level. The connection between a single master and a single slave is shown in Figure 9-3.




Figure 9-3 4-line single-master mode and 4-line slave mode connection diagram

9.1.5 Serial Clock Timing Sequence

Configure the clock control selector bit in register SPI_CFG to select one of four combinations of serial clock phase and polarity. The CPHA bit of the SPI_CFG register selects one of two clock phases (the edge used to latch data). The CPOL bit of the SPI_CFG register selects one of the high level effective clock and the low level effective clock. The master and slave devices must be configured to use the same clock phase and polarity. Note: SPI should be prohibited during clock phase and polarity changes (by clearing SPIEN bits). The timing sequence relationship between clock and data line in the mater mode is shown in Figure 9-4. Timing sequence relationship between clock and data line in the slave mode such as in Figure 9-5 andin Figure 9-6.




Figure 9-4 Master mode data/clock timing diagram




Figure 9-5 Slave mode data/clock timing sequence diagram (CPHA=0)




Figure 9-6 Slave mode data/clock timing sequence diagram (CPHA=1)

9.2 SPI Register

9.2.1 SPI_CR0 (0x4030)

Table 9-1 SPI_CR0 (0x4030)

Bit	7	6	5	4	3	2	1	0
Name	SPIBSY	SPIMS	CPHA	CPOL	SLVSEL	NSSIN	SRMT	RXBMT
Type	R	R/W	R/W	R/W	R	R	R	R
Reset	0	0	0	0	1	0	1	1

Bit	Name	Description
[7]	SPIBSY	When a SPI transport is in progress (master or slave mode), the bit is set to logical 1.
[6]	SPIMS	Master/slave mode setting 0: Slave 1: Master
[5]	CPHA	SPI clock phase 0: Sample data at the first edge of SCK period 1: Sample data at the second edge of SCK period
[4]	CPOL	SPI clock polarity 0: The idle level is low 1: The idle level is high
[3]	SLVSEL	When NSS pin is low level, the bit is set to 1, indicating SPI is the selected slave device. When NSS pin is high level (not selected as slave device), the bit is cleared. This bit does not indicate the instant value of the NSS pin, but the de-noising signal input by the pin.
[2]	NSSIN	This bit indicates the current value of the NSS pin when reading the register. The signal is not de-noised.
[1]	SRMT	Empty flag of shift register (valid only in slave mode) This bit is set to 1 when all data is moved into/out of the shift register and no new data can be read from the sending buffer or written to the receive buffer. When the data byte is transferred from the sending buffer to the shift register or SCK changes, the bit is cleared. Note: in the main mode, SRMT = 1
[0]	RXBMT	Receive the null flag of the buffer (valid only in slave mode) This bit is set to 1 when the receiving buffer is read and there is no new data. If new data is not read in the receive buffer, the bit is cleared. Note: in the master mode, RXBMT = 1
Phase mode/clock polarity: 00: Rising edge receives, descending edge sends, idle level is low 01: Rising edge sends, descending edge receives, idle level is high 10: Rising edge sends, descending edge receives, idle level is low 11: Rising edge receives, descending edge sends, idle level is high		

9.2.2 SPI_CR1 (0x4031)

Table 9-2 SPI_CR1 (0x4031)

Bit	7	6	5	4	3	2	1	0
Name	SPIIF	WCOL	MODF	RXOVR	NSSMOD		TXBMT	SPIEN
Type	R/W0	R/W0	R/W0	R/W0	R/W	R/W	R	R/W
Reset	0	0	0	0	0	0	1	0

Bit	Name	Description
[7]	SPIIF	SPI interrupt flag bit After one data(8 bits) is transferred at a time, this is pulled up by the hardware.This bit must be cleared by software.
[6]	WCOL	Write conflict flag bit When TXBMT is 0, write SPI_DR and pull this bit up, indicating that SPI data registers were written during data transmission. This bit must be cleared by software
[5]	MODF	Pattern error flag bit This bit is set when master mode conflict is detected (NSS is low, SPIMS = 1 and NSSMD[1:0]=01). This bit must be cleared by software.
[4]	RXOVR	Receiving overrun flag (valid only in the slave mode) The last bit of the current transfer has been moved into the SPI shift register and the receiving buffer still holds data that was not read in the previous transfer, this bit is set to logical 1 by hardware (and generates a SPI interrupt).This bit will not be automatically cleared by hardware, must be cleared by software.
[3:2]	NSSMOD	Select NSS working mode: 00: 3 line slave mode or 3 line master mode. NSS signals are not connected to the port pin. 01: 4 line slave mode or multi-master mode (default). NSS is always the input of the device. 1x: 4 line single master mode. NSS is assigned an output pin and outputs the value of NSSMOD0.
[1]	TXBMT	Sending buffer empty flag The bit is cleared when new data is written to the sending buffer. When data from the sending buffer is transferred to the SPI shift register, the bit is set to 1, indicating that new data can be written to the sending buffer.
[0]	SPIEN	SPI Enable Bit 0: Disable 1: Enable

9.2.3 SPI_CLK (0x4032)

Table 9-3 SPI_CLK (0x4032)

Bit	7	6	5	4	3	2	1	0
-----	---	---	---	---	---	---	---	---

Name	SPI_CLK							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	SPI_CLK	<p>SPI clock frequency setting, it is valid in the master mode, and can be written only when SPIEN=0.</p> $fsck = sysclk / (2x(SPI_CLK[7:0] + 1))$ <p>For example: if sysclk = 24MHz, SPI_CLK=0x04, $fsck = 24000000 / (2x(4+1)) = 2400kHz$</p>

9.2.4 SPI_DR (0x4033)

Table 9-4 SPI_DR (0x4033)

Bit	7	6	5	4	3	2	1	0
Name	SPI_DR							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	SPI_DR	<p>The SPI_DR register is used to send and receive SPI data. In the master mode, when writing to the SPI_DR, the data is placed in the sending buffer and start to send. Reading SPI_DR returns the contents of the receive buffer.</p>

10 UART

10.1 UART Operation Descriptions

10.1.1 Mode 0

Mode 0 works in shift mode and can be used to expand IO port. TXD is clock bus, RXD is data bus and clock frequency is $f_{cpu_clk}/12$. The data is transmitted from lowest bit to highest bit. When $UT_CR[REN] = 0$, UART works in send mode and vice versa.

To send data, write the data to UT_DR and reset $UT_CR[TI]$. TXD will output shift pulse and RXD will output data in UT_DR . $UT_CR[TI]$ is set to 1 at the end of transmission.

To receive data, reset $UT_CR[RI]$ and set $UT_CR[REN]$ to 1. TXD will output shift pulse and RXD will receive the data. $UT_CR[RI]$ is set to 1 at the end of receiving data and UT_DR can be read to get the received data.

10.1.2 Mode 1

Mode 1 supports full-duplex and half-duplex modes. TXD is send data bus, RXD is receive data bus. 10bit protocol: 1bit start + 8 data bits (UT_DR) + 1bit stop. The baud rate is configured with frequency division according to UT_BAUD .

To send data, write the data to UT_DR and reset $UT_CR[TI]$. TXD will output 10 bit data, and $UT_CR[TI]$ is set to 1 at the end of transmission.

To receive data, set $UT_CR[REN]$ to 1 and then reset $UT_CR[RI]$. RXD receive the data by UART. $UT_CR[RB8]$ and $UT_CR[RI]$ are set to 1 at the end of receiving data, and UT_DR can be read to get the received data.

10.1.3 Mode 2

Mode 2 supports full-duplex and half-duplex modes. TXD is send data bus, RXD is receive data bus. 11bit protocol: 1bit start + 9 data bits($UT_DR + UT_CR[RB8]/UT_CR[TB8]$) + 1bit stop. The baud rate is configured with frequency division according to UT_BAUD .

To send data, write the data to UT_DR , configure $UT_CR[TB8]$ and reset $UT_CR[TI]$. TXD will output 11 bit data, and $UT_CR[TI]$ is set to 1 at the end of transmission.

To receive data, set $UT_CR[REN]$ to 1 and then reset $UT_CR[RI]$. RXD receive the data by UART. $UT_CR[RI]$ are set to 1 at the end of receiving data, and the data is 8 data bits(UT_DR) + 9th bit($UT_CR[RB8]$).

10.1.4 Mode 3

The basic operation is the same as Mode 2, however, the baud rate configuration is the same as Mode 1.

10.1.5 UART Interrupt Source

When UART interrupts are enabled ($ES0 = 1$), the following two flags will generate an interrupt when one of them is set.

Note: All of the following bits must be cleared by software

Sending interrupt flag TI will be set to 1 by hardware after UART has completed sending a group of data (8bit for Mode 0 & Mode 1, 9bit for Mode 2 & Mode 3)

1. Receiving interrupt flag RI will be set to 1 by hardware after UART has completed receiving a group of data and stop bit.

10.2 UART Register

10.2.1 UT_CR (0x98)

Table 10-1 UT_CR (0x98)

Bit	7	6	5	4	3	2	1	0
Name	MOD		SM2	REN	TB8	RB8	TI	RI
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:6]	MOD	Mode Control 00: Mode 0: Shift register The baud rate is fixed at 2MHz in this mode $\text{Baud rate} = f_{\text{cpu_clk}} / 12 = 24\text{MHz} / 12 = 2\text{MHz}$ 01: Mode 1:8-bit UART The baud rate is calculated: $f_{\text{cpu_clk}} / (16 \times (1 + \text{UT_BAUD}[\text{BAUD_SEL}]) \times (\text{UT_BAUD} + 1))$ 10: Mode 2: 9-bit UART The baud rate is 750kHz/1.5MHz in this mode $f_{\text{cpu_clk}} / (32 - 16 * \text{UT_BAUD}[\text{BAUD_SEL}]) = 750\text{kHz}/1.5\text{MHz}$ 11: Mode3: 9-bit UART The baud rate is calculated: $f_{\text{cpu_clk}} / (16 \times (1 + \text{UT_BAUD}[\text{BAUD_SEL}]) \times (\text{UT_BAUD} + 1))$
[5]	SM2	0: Does not allow multi-thread cpu operation. 1: Allow multi-thread cpu operation.
[4]	REN	0: Does not allow serial input operation. 1: Allow serial input operation and cleared by software.
[3]	TB8	To set the 9 th bit of data transmission in the Mode 2 and Mode 3. It is cleared by hardware.
[2]	RB8	To set the 9 th bit of data receiving in the Mode 2 and Mode 3. It will work as stop bit when SM2 is 0. This bit cannot be used in the mode 0
[1]	TI	Sending finished interrupt flag. It will be set to 1 by hardware after completing the data transfer. It is cleared by software.
[0]	RI	Receiving finished interrupt flag, it will be set to 1 by hardware after data has been finished to receive. It is cleared by software.

10.2.2 UT_DR (0x99)

Table 10-2 UT_DR (0x99)

Bit	7	6	5	4	3	2	1	0
Name	UT_DR							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Reset	0	0	0	0	0	0	0	0
-------	---	---	---	---	---	---	---	---

Bit	Name	Description
[7:0]	UT_DR	Send/Receive data.

10.2.3 UT_BAUD (0x9A, 0x9B)

Table 10-3 UT_BAUDH (0x9B)

Bit	7	6	5	4	3	2	1	0
Name	BAUD_SEL	RSV			UT_BAUDH			
Type	R/W	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 10-4 UT_BAUDL (0x9A)

Bit	7	6	5	4	3	2	1	0
Name	UT_BAUDL							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	0	0	1	1	0	1	1

Bit	Name	Description
[15]	BAUD_SEL	Frequency multiplier enable 0: Disable 1: Enable
[14:12]	RSV	Reserved
[11:0]	UT_BAUD	Setting of baud rate in the Mode 1 & Mode 3.

11 MDU

Multiply and Division Unit (MDU) is a built-in Multiply and DIV processor, which supports 16bit×16bit multiplication and 32bit/16bit division. It supports both unsigned and signed multiplication. The DIV supports unsigned division. MDU mode is set by register MD_CR.

Multiply mode:

Register (MD_MC3~MD_MC0) = register {MD_MAH、MD_MAL} * Register {MD_MBH、MD_MBL}

Note:

Registers MD_MC3~2 reuse registers MD_MAH and MD_MAL, while registers MD_MC1~0 reuse registers MD_MBH and MD_MBL. In a multiplication operation, software should write then multiplier to MD_MAH/MD_MAL and then multiplicand to MD_MBH/MD_MBL. The result of the multiplication is read using software, by reading the higher 16 bits from register MD_MAH/MD_MAL, and the lower 16 bits from register MD_MBH/MD_MBL.

One multiplication process consumes single clock cycle time. The result can be shifted to the right according to ALIGN (MDU_CR[3:2]).

Division mode:

MD_DC3~0= MD_DA3~0 / MD_DB1~0.

MD_DD1~0= MD_DA3~0 % MD_DB1~0.

The quotient is saved in register MD_DC3~0, and remainder is saved in register MD_DD1~0.

Note:

Registers MD_DC3~0 reuse registers MD_DA3~0, while register MD_DD1~0 reuse registers MD_DB1~0. In a division operation, software should write dividend to MD_DA3~0 and divisor to MD_DB1~0. The result of the division is read using software with the quotient from register MD_DC3~0, and remainder from register MD_DD1~0.

One division process consumes about 16 clock cycles. Software can read register DIVDNOE to check the division status. When DIVDNOE changes to 0 from 1, it means the division process has end.

11.1 Multiplication Using Step:

Step 1: Software sets the register MD_CR[MDSN] according to the multiplication type. It is set to 0 for unsigned multiplication, and 1 for signed multiplication. Meantime, software sets the register MD_CR[ALIGN] according to the result shift.

Step 2: Software write multiplier to MD_MAH/MD_MAL, and write multiplicand to MD_MBH/MD_MBL.

Step 3: Software reads the higher 16 bits of the product from register MD_MAH/MD_MAL, and the lower 16 bits from register MD_MBH/MD_MBL.

step 4: If the sign pattern and right shift of multiplication are not changed, the next multiplication can start from step 2

11.2 DIV Using Step:

Step 1: Software writes dividend to MD_DA3~0, and divisor to MD_DB1~0

Step 2: Software sets register MD_CR[DIVSTA])to 1 for starting the division

Step 3: Software reads register MD_CR[DIVDONE]. 1 means division process has been completed, 0 means waiting for new result.

Step 4: Software reads quotient from MD_DA3~0, and remainder from MD_DB1~0.

11.3 Note

Note 1: If divisor is set to 0, the DIV will generate an error flag, which is register MD_CR[DIVDONE]. The flag will be keep to 1, until the MD_DB is not zero in next computing.

Note 2: When DIV is busy, the quotion and the remainder is unknown, and it will recover to normal until division process is complished, that is register MD_CR[DIVDONE] = 1.

Note 3: When DIV is busy, changing divisor or division value will not affect the final result, unless set MD_CR[DIVSTA] again to restart a new division process.

Note 4: The input data registers of multiplier and divider only have one level, so interrupts can change the result. For example, after loading the multiplicand to MD_MA and ready to load the multiplier to MD_MB, interrupt, which multiplier is also used in the service routine, occurs. However, MD_MA has already changed after interrupt finished. Therefore, software developers should take reasonable methods to avoid the happening of such situation.

11.4 MDU Register

11.4.1 MDU_CR (0xC1)

Table 11-1 MDU mode control and status

Bit	7	6	5	4	3	2	1	0
Name	DIVDONE	DIVERR	RSV		ALIGN		MDSN	DIVSTA
Type	R	R	R	R	R/W	R/W	R/W	R/W
Reset	1	0	0	0	0	0	0	0

Bit	Name	Description
[7]	DIVDONE	DIV complishment flag 0: DIV is busy. 1: DIV process has complished.
[6]	DIVERR	DIV divisor error flag 0: last divison process is wrong (divisor is zero). 1: last divison process is correct (divisor is not zero).
[5:4]	RSV	Reserved
[3:2]	ALIGN	The right shift mode setting for multiply process product. 00: not right shift 01: right shift 8bit 10: right shift 12bit 11: right shift 15bit
[1]	MDSN	Multiply sign setting 0: unsigned computing. 1: signed computing.
[0]	DIVSTA	DIV start, software sets this bit to 1 to start DIV computing process. When process is complished, the bit will be cleared by hardware automatically. 0: DIV is not started, last DIV process has been complished. 1: DIV is started and is busy.

11.4.2 MD_MBL (0xCA)

Table 11-2 Multiplier Bit [7:0] (write only), or multiply product Bit [7:0] (read only)

Bit	7	6	5	4	3	2	1	0
Name	MD_MBL							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	MD_MBL	Multiplier Bit [7:0](write only) or multiply product [7:0](read only)

11.4.3 MD_MBH (0xCB)

Table 11-3 Multiplier Bit [15:8](write only), or multiply product Bit [15:8](read only)

Bit	7	6	5	4	3	2	1	0
Name	MD_MBH							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	MD_MBH	Multiplier Bit [15:8](write only) , or multiply product Bit [15:8] (read only)

11.4.4 MD_MAL (0xC2)

Table 11-4 Multiplicand Bit [7:0] (write only) or multiply product Bit [23:16] (read only)

Bit	7	6	5	4	3	2	1	0
Name	MD_MAL							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	MD_MAL	Multiplicand Bit[7:0](write only) or multiply product [23:16](read only)

11.4.5 MD_MAH (0xC3)

Table 11-5 Multiplicand Bit [15:8] (write only) or multiply product [31:24] (read only)

Bit	7	6	5	4	3	2	1	0
Name	MD_MAH							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	MD_MAH	Multiplicand Bit [15:8] (write only) or multiply product [31:24] (read only)

11.4.6 MD_DA0 (0xC4)

Table 11-6 Dividend [7:0] (Write only) or quotient [7:0] (Read only)

Bit	7	6	5	4	3	2	1	0
Name	MD_DA0							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	MD_DA0	Dividend [7:0] (Write only) or quotient [7:0] (Read only)

11.4.7 MD_DA1 (0xC5)

Table 11-7 Dividend [15:8] (Write only), or quotient [15:8] (Read only)

Bit	7	6	5	4	3	2	1	0
Name	MD_DA1							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	MD_DA1	Dividend A[15:8] (Write only), or quotient [15:8] (Read only)

11.4.8 MD_DA2 (0xC6)

Table 11-8 Dividend [23:16] (Write only) or quotient [23:16] (Read only)

Bit	7	6	5	4	3	2	1	0
Name	MD_DA2							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	MD_DA2	Dividend A[23:16] (Write only), or quotient [23:16] (Read only)

11.4.9 MD_DA3 (0xC7)

Table 11-9 Dividend [31:24] (Write only), or quotient [31:24] (Read only)

Bit	7	6	5	4	3	2	1	0
Name	MD_DA3							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	MD_DA3	Dividend A[31:24] (Write only), or quotient [31:24] (Read only)

11.4.10 MD_DB0 (0xCC)

Table 11-10 Divisor [7:0] (Write only), or remainder [7:0] (Read only)

Bit	7	6	5	4	3	2	1	0
Name	MD_DB0							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	MD_DB0	Divisor [7:0] (Write only), or remainder[7:0] (Read only)

11.4.11 MD_DB1 (0xCD)

Table 11-11 Divisor [15:8] (Write only), or remainder [15:8] (Read only)

Bit	7	6	5	4	3	2	1	0
Name	MD_DB1							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	MD_DB1	Divisor [15:8] (Write only), or remainder [15:8] (Read only)

12 PI

12.1 PI Operation

1、 PI format:

$$U(K) = U(k-1) + K_p*(E(k) - E(k-1)) + K_i*E(k) \text{ ----- } (U_{k_min} < U(k) < U_{k_max})$$

- PI controller is started when PISTA bit is set in the PL_LPF_CR register. The operation is completed after 4 MCU clocks, and the result is updated in PI_UK register.
- The data format of control parameters can be selected as Q12 or Q15. By default, the data format of PI_KP and PI_KI are Q12 and others are Q15.
- The contents U(k-1) and E(k-1) are the previous updates of U(k) and E(k). To update E(k-1), write value to PI_EK and start PI. To update U(k-1), write value to U(k-1).

MCU has only one PI controller. If the PI controller is used for several applications, initialization should be done before the operation of PI controller.

```

PI_EK = X;           initialize E(k-1)
SetBit(PL_CR,PISTA,1); start PI controller
_nop_();
_nop_();
_nop_();
_nop_();           wait for the completing of PI operation
PI_UK = X;          initialize U(k-1)

```

12.2 PI Register

12.2.1 PI_LPF_CR (0xF9)

Table 12-1 PI_LPF_CR (0xF9)

Bit	7	6	5	4	3	2	1	0	
Name	T2SS	RSV				PIRANGE	PISTA	LPFSTA	
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

Bit	Name	Description
[7]	T2SS	Input mode selection of TIM2 stepper motor mode 0: P10 is the direction, P07 is the pulse count 1: P10 is the pulse count of negative direction, P07 is the pulse count of positive direction
[6:3]	RSV	Reserved
[2]	PIRANGE	PI parameter format PI parameter data format 0: Q12. The range of KP, KI (-32768, 32767) corresponds to the actual value (-8, 8) 1: Q15. The range of KP, KI (-32768, 32767) corresponds to the actual value (-1, 1)
[1]	PISTA	Start PI controller. To be set by software to logic 1. It will be cleared by hardware at next clock. 0: No start 1: Start
[0]	LPFSTA	Start LPF controller. To be set by software to logic 1. It will be cleared by hardware at next clock. 0: No start 1: Start

12.2.2 PI_EK (0xEA,0xEB)

Table 12-2 PI_EKH (0xEB)

Bit	7	6	5	4	3	2	1	0
Name	PI_EK[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 12-3 PI_EKL (0xEA)

Bit	7	6	5	4	3	2	1	0
Name	PI_EK[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	PI_EK	The input error of PI controller. Range: (-32768, 32767).

12.2.3 PI_UK (0xEC,0xED)

Table 12-4 PI_UKH (0xED)

Bit	7	6	5	4	3	2	1	0
Name	PI_UK[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 12-5 PI_UKL (0xEC)

Bit	7	6	5	4	3	2	1	0
Name	PI_UK[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	PI_UK	The output of PI controller. Range: (-32768,32767).

12.2.4 PI_KP (0xEE,0xEF)

Table 12-6 PI_KPH (0xEF)

Bit	7	6	5	4	3	2	1	0
Name	PI_KP[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 12-7 PI_KPL (0xEE)

Bit	7	6	5	4	3	2	1	0
Name	PI_KP[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	PI_KP	Proportion coefficient KP. Range: (-32768,32767).

12.2.5 PI_KI (0xF2,0xF3)

Table 12-8 PI_KIH (0xF3)

Bit	7	6	5	4	3	2	1	0
Name	PI_KI[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 12-9 PI_KIL (0xF2)

Bit	7	6	5	4	3	2	1	0
Name	PI_KI[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	PI_KI	Integral coefficient KI. Range: (-32768,32767).

12.2.6 PI_UKMAX (0xF4,0xF5)

Table 12-10 PI_UKMAXH (0xF5)

Bit	7	6	5	4	3	2	1	0
Name	PI_UKMAX[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 12-11 PI_UKMAXL (0xF4)

Bit	7	6	5	4	3	2	1	0
Name	PI_UKMAX[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	PI_UKMAX	Maximum limit of UK. Range: (-32768,32767).

12.2.7 PI_UKMIN (0xF6,0xF7)

Table 12-12 PI_UKMINH (0xF7)

Bit	7	6	5	4	3	2	1	0
Name	PI_UKMIN[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 12-13 PI_UKMINL (0xF6)

Bit	7	6	5	4	3	2	1	0
Name	PI_UKMIN[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
-----	------	-------------

[15:0]	PI_UKMIN	Minimum limit of UK. Range: (-32768,32767).
--------	----------	------------------------------------------------

13 LPF

13.1 LPF Operation

1、 LPF format:

$$Y(k) = Y(k-1) + LPF_K*(X(k) - Y(k-1))$$

2、 LPF controller is started when LPFSTA is set in the PI_LPF_CR. The operation is completed after 4 MCU clocks, and the result is updated in LPF_Y register.

3、 The content of Y(k-1) is the previous update of Y(k). If you want to update Y(k-1), please write the value to the LPF_Y.

13.2 LPF Register

13.2.1 PI_LPF_CR (0xF9)

Table 13-1 PI_LPF_CR (0xF9)

Bit	7	6	5	4	3	2	1	0	
Name	T2SS	RSV				PIRANGE	PISTA	LPFSTA	
Type	R/W	R/W				R/W	R/W	R/W	
Reset	0	0				0	0	0	

Bit	Name	Description
[7:1]		Please refer to Table 12-1
[0]	LPFSTA	LPF starts, it's set by software and cleared by hardware at the next moment 0: not start 1: start

13.2.2 LPF_K (0xDD)

Table 13-2 LPF_K (0xDD)

Bit	7	6	5	4	3	2	1	0
Name	LPF_K							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	LPF_K	Low pass filtering coefficient The value range is (-128,127) corresponds to the actual value (-1,1).

13.2.3 LPF_X (0xDE,0xDF)

Table 13-3 LPF_XH (0xDF)

Bit	7	6	5	4	3	2	1	0
Name	LPF_X[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 13-4 LPF_XL (0xDE)

Bit	7	6	5	4	3	2	1	0
Name	LPF_X[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	LPF_X	The input values,the value range is (-32768,32767)

13.2.4 LPF_Y (0xE6,0xE7)

Table 13-5 LPF_YH (0xE7)

Bit	7	6	5	4	3	2	1	0
Name	LPF_Y[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 13-6 LPF_YL (0xE6)

Bit	7	6	5	4	3	2	1	0
Name	LPF_Y[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	LPF_Y	The output value,the value range is (-32768,32767)

14 SMDU

14.1 MDU Operation Process

1. Set TIM234_CTRL[MCU_EN_N] = 1 to enable SMDU. After this bit set 1, the previous MDU/LPF/PI functions are automatically disabled;
2. Configure MDU_CR[MDUMOD] to select the operation mode;
3. Set MDU_CR[MDUSTAx] = 1 (x = 0,1,2,3) to start the selected SMDU unit;
4. Wait for MDU_CR[MDUBSY] clear by hardware, which indicates that the SMDU calculation is completed;

14.1.1 Multiplication

Table 12-1 Meaning of Register in Multiplication

Data Register	Description
MDU_MA	Multiplied number
MDU_MB	Multiplier
MDU_MCH	High 16 bits of the product
MDU_MCL	Low 16 bits of the product

14.1.2 32-Bit/16-Bit Unsigned Division

Table 12-1 Meaning of the Register in Unsigned Division Mode

Data Register	Description
DIV_DAH	High 16 bits of the dividend
DIV_DAL	Low 16 bits of the dividend
DIV_DB	Divisor
DIV_DQH	High 16 bits of the quotient
DIV_DQL	Low 16 bits of the quotient
DIV_DR	Remainder

14.1.3 Coordinate Transformation

The formula for coordinate transformation is:

$$\cos_o = \cos_i \times \cos \theta - \sin_i \times \sin \theta$$

$$\sin_o = \cos_i \times \sin \theta + \sin_i \times \cos \theta$$

$$U = \sqrt{\sin^2 \theta + \cos^2 \theta}$$

$$\theta = \tan^{-1} \left(\frac{\sin \theta}{\cos \theta} \right)$$

Table 12-2 Meaning of the Register in Coordinate Transformation Mode

Data Register	Description	
	Sin/Cos mode	Atan mode
SCAT_COS	\cos_i	\cos_i
SCAT_SIN	\sin_i	\sin_i

SCAT_THE	θ	
SCAT_RES1	\cos_o	U
SCAT_RES2	\sin_o	θ

14.1.4 Low-Pass Filter

The calculation formula of LPF is:

$$Y_k = Y_{k-1} + K \times (X_k - Y_{k-1})$$

Table 12-3 Meaning of the Register in LPF Mode

Data Register	Description
LPF_K	K
LPF_X	X_k
LPF_YH	$Y_{k-1}[31:16]$
LPF_YL	$Y_{k-1}[15:0]$

14.1.5 PI

Table 12-4 Meaning of the Register in PI Mode

Data Register	Description
PI_KP	Kp, Q12
PI_EK1	Ek1
PI_EK	Ek
PI_KI	Ki
PI_UKH	UK[31:16]
PI_UKL	UK[15:0]
PI_UKMAX	UKMAX
PI_UKMIN	UKMIN

14.2 SMDU Registers

14.2.1 MDU_CR (0xC1)

Table 14-5 MDU_CR (0xC1)

BIT	7	6	5	4	3	2	1	0
Name	MDUBSY	MDUSTA3	MDUSTA2	MDUSTA1	MDUSTA0	MDUMOD2	MDUMOD1	MDUMOD0
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	0	0	0	0	0	0	0	0

BIT	Name	Description
[7]	MDUBSY	SMDU busy flag 0:SMDU Idle 1:SMDU in operation
[6]	MDUSTA3	When enable to start SMDU unit 3 0:Disable 1:Enable

[5]	MDUSTA2	When enable to start SMDU unit 2 0:Disable 1:Enable
[4]	MDUSTA1	When enable to start SMDU unit 1 0:Disable 1:Enable
[3]	MDUSTA0	When enable to start SMDU unit 0 0:Disable 1:Enable
[2:0]	MDUMOD	SMDU mode selection 000: 16-bit signed multiplication with the result shifted left by 1 bit 001: 16-bit signed multiplication 010: 16-bit unsigned multiplication 011: 32-bit/16-bit unsigned division 100: Coordinate transformation (sin/cos calculation) 101: Arctangent function 110: Low-pass filter 111: PI

[6] of register TIM234_CTRL is used as the bit of SMDU enabling.

14.2.2 TIM234_CTRL (0x40f1)

Table 12-6 TIM234_CTRL (0x40f1)

BIT	7	6	5	4	3	2	1	0
Name	RSV	MDU_EN_N	TIM2_FAST_DIR	TIM2_DR_SEL	TIM4_RCTRL	TIM3_RCTRL	TIM2_RCTRL	TIM3_48M
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

BIT	Name	Description
[7]	RSV	Reserved
[6]	MDU_EN_N	Enable SMDU and disable MDU 0:Disable 1:Enable
[5]	TIM2_FAST_DIR	Timer2 QEP mode, enable to quick recognition direction 0:Disable 1:Enable
[4]	TIM2_DR_SEL	Timer2 QEP mode, enable to reset count value to 0 or TIM2_DR when counter reaches to TIM2_DR or 0 0:Disable 1:Enable
[3]	TIM4_RCTRL	When timer4 TIM4_CNTR overflow, enable to set TIM4_DR = 0/0xffff 0:Disable 1:Enable
[2]	TIM3_RCTRL	When timer3 TIM3_CNTR overflow, enable to set TIM3_DR = 0/0xffff 0:Disable 1:Enable
[1]	TIM2_RCTRL	When timer2 TIM2_CNTR overflow, enable to set TIM2_DR = 0/0xffff

		0:Disable 1:Enbale
[0]	TIM3_48M	The clock source of Timer3 can be doubled to 48MHz when works in input capture mode 0:Disable 1:Enbale

15 FOC/SVPWM

This chapter does not apply to EU6861NF2.

15.1 FOC/SVPWM Operation

15.1.1 Introduction

The FOC/SVPWM module is used in sensorless FOC, sensiable FOC and sensiable SVPWM applications. Since SVPWM is a subset of FOC module, the following FOC/SVPWM module is referred to as FOC module for short. FOC acts as a stand-alone module that stops the clock when it is not working. The FOC_EN of register DRV_CR is used to enable the FOC module. Before operating the FOC module, the FOC_EN of DRV_CR must be changed to one, otherwise the FOC module cannot work and the relevant FOC registers are in the reset state and cannot be written.

FOC module contains an angle module, a PI controller, a coordinate transform module and a output module. FOC control without HALL sensors can be realized by using the internal angle estimation module. MCU may also process the HALL signals to realize the FOC control with Hall sensors. The internal in FOC module contains a closed current loop, user can output six channel PWM signals to drive the motor according the reference value ID and IQ provided by the user. At the same time, the ADC samples the current signal to implement closed loop current control.

- A) FOC without HALL sensors: the angle estimation module is used for coordinate transforms. Meanwhile, the speed is provided to realize the closed speed loop and back-EMF is used to starting.
- B) FOC with HALL sensors (single HALL/dual HALL/triple HALL): FOC module provides the angle input interface. The angle value is obtained by utilizing the HALL signals, with the angle value sent to the FOC module.




Figure 15-1 FOC principle block diagram

15.1.2 Reference Input

The FOC module is closed-loop control based on current feedback, so the d-axis reference current (IDREF) and the Q-axis reference current (IQREF) are used as reference inputs. If the speed-current double loop control is needed, the speed signal is processed by the MCU or PI module according to the output speed EOME of the FOC module to achieve the speed outer loop control.

15.1.3 PI Controller

FOC module USES 4 PI controllers, which are respectively applied to:

- 1、 Rotor flux control: PI controller of axis D, reference current IDREF minus feedback current ID as deviation input, proportional coefficient DKP and integral coefficient DKI to adjust the performance of PI controller, DMAX and DMIN to limit the output, and finally output D axis voltage UD.
- 2、 Rotor torque control: PI controller of q-axis, reference current IQREF minus feedback current IQ as deviation input, proportional coefficient QKP and integral coefficient QKI to adjust PI controller performance, QMAX and QMIN to limit the output, and finally output q-axis voltage UQ.
- 3、 Angle estimation: PI controller of the estimator, proportional coefficient EKP and integral coefficient EKI adjust the performance of PI controller, and finally output estimates Angle ETHETA.
- 4、 PLL estimation: PI controller of PLL estimator, proportional coefficient PLLKP and integral coefficient PLLKI adjust the performance of PI controller, and finally output estimation of reverse electromotive force EALPHA and EBETA.

15.1.4 Coordinate Transforms

15.1.4.1 Inverse Park Transform




Figure 15-2 PARK inverse transformation

After passing through the PI controller of d-axis and q-axis, UD and UQ components of the voltage vector rotating the d-q coordinate system can be obtained. At this point, it needs to be converted back to 3-phase motor voltage by inverse transformation. First, the PARK inversion is used to transform the voltage vector from the 2-axis rotation d-q coordinate system to the 2-axis stationary α - β coordinate system.

15.1.4.2 Inverse Clarke Transform




Figure 15-3 CLARKE inverse transformation

Inverse Clarke is to transform the voltage vector from the stationary two-axis α - β Frame to the stationary

three-axis, 3-phase reference Frame of the stator.

15.1.4.3 Clarke Transform




Figure 15-4 CLARKE transformation

Clarke transform transforms the current vector from a 3-axis 2-dimensional stator Frame to a 2-axis α - β stator Frame.

15.1.4.4 Park Transform




Figure 15-5 PARK transformation

The PARK transform transforms the current vector from the 2-axis α - β stator Frame to the 2-axis d-q Frame rotating with the rotor flux.

15.1.5 SVPWM

Space vector pulse width modulation (SVPWM) algorithm is an important part of FOC control. The main idea is to use the switching of inverter space voltage vector to obtain the quasi-circular rotating magnetic field. This method can decrease the harmonic components of the inverter output current and the harmonic losses of the motor, reducing the torque ripple and have a higher utilization space.

SVPWM generate pulse-width modulation signals for the 3-phase motor voltage control. The process of generating the pulse width for each of the three phases is reduced to a few simple equations. Each of the three inverter outputs can be in one of two states. The inverter output can be connected to either the plus (+) BUS rail or the minus (-) BUS rail, which allows for $2^3 = 8$ possible states of the output. Two states in which all three outputs are connected to either the plus (+) BUS or the minus (-) BUS are considered null states because there is no line-to-line voltage across any of the phases. These are plotted at the origin of the SVPWM star. The remaining six states are represented as vectors with 60 degree rotation between each state.




Figure 15-6 SVPWM vector control

The process of SVPWM allows the representation of any resultant vector with the sum of the components of two adjacent vectors. Suppose that U_{OUT} is the desired vector and it lies in the sector between U_{60} and U_0 . U_{OUT} is then represented as a time average where during a given PWM period T , U_0 is output for $2 \cdot T_1/T$ and U_{60} is output for $2 \cdot T_2/T$. T_0 represents a time where no effective voltage is applied into the windings, that is, where a null vector is applied.




Figure 15-7 SVPWM voltage synthesis

Table 15-1 State of space vector modulation inverter

Phase C	Phase B	Phase A	V_{ab}	V_{bc}	V_{ca}	V_{ds}	V_{qs}	Vector
0	0	0	0	0	0	0	0	$U(000)$
0	0	1	V_{DC}	0	$-V_{DC}$	$2/3V_{DC}$	0	U_0
0	1	1	0	V_{DC}	$-V_{DC}$	$1/3V_{DC}$	$1/3V_{DC}$	U_{60}
0	1	0	$-V_{DC}$	V_{DC}	0	$-1/3V_{DC}$	$1/3V_{DC}$	U_{120}
1	1	0	$-V_{DC}$	0	V_{DC}	$-2/3V_{DC}$	0	U_{180}
1	0	0	0	$-V_{DC}$	V_{DC}	$-1/3V_{DC}$	$-1/3V_{DC}$	U_{240}
1	0	1	V_{DC}	$-V_{DC}$	0	$1/3V_{DC}$	$-1/3V_{DC}$	U_{300}
1	1	1	0	0	0	0	0	$U(111)$

15.1.5.1 Seven-Segment SVPWM

In the single-resistor current sampling mode, FOC algorithm is fixed to seven-segment SVPWM. In the dual-resistors current sampling mode, user can set $F5SEG=0$ in FOC_CR2 register to choose the seven-segment

SVPWM as the output mode.




Figure 15-8 Seven-segment SVPWM output level

15.1.5.2 Five-Segment SVPWM

Five-segment SVPWM is only used in the dual-resistors current sampling mode. User is required to set F5SEG=1 in FOC_CR2.




Figure 15-9 Five-segment SVPWM output level

15.1.6 Overmodulation

Overmodulation can be used in single/double/triple resistor mode. Configure the OVMDL of the FOC_CR1 register to enable overmodulation. After overmodulation is enabled, the output will be amplified by 1.15 times, that is, FOC_UD and FOC_UQ and the related limit values MAX/MIN are both amplified by 1.15 times.

15.1.7 Dead Zone Compensation

Deadzone compensation is only applied in dual/triple resistor mode. Configure the FOC_TSMIN register to set the dead band compensation value. The output after compensation will be a little larger than before compensation, and the sine of the current will be better.

15.1.8 Current and Voltage Sampling

The FOC module needs to collect the bus voltage and three-phase current of the motor. Before the FOC module works, you need to enable the ADC (ADCEN = 1 in the ADC_STA register) and the op amp, and configure the relevant setting registers. But this does not need to configure ADC channel and scan mode. According to the CSM of the FOC_CR1 register, you can choose single resistance current sampling, double resistance current sampling, or three resistance current sampling. In the single resistance current sampling mode, the default channel 4 is the bus current itrip sampling channel; in the dual resistance current sampling mode, the default channel 0 is the i_a sampling channel and the channel 1 is the i_b sampling channel; in the three resistance current sampling mode, the default Channel 0 is the sampling channel for i_a , channel 1 is the sampling channel for i_b , channel 4 is the sampling channel for i_c , and channel 2 or channel 14 for bus voltage sampling. The channel 2 is the default sampling channel of the bus voltage.

15.1.8.1 Single Resistance Sampling Mode

Configure CSM = 0 in the FOC_CR1 register to select the single-resistance current sampling mode. In the single-resistance current sampling mode, the FOC module samples the bus current itrip (channel 4) twice in the interval where the counter counts up. In the interval where the counter counts down, the bus voltage is sampled after the FOC module operation is completed.

The dead time affects the time for current sampling. The FOC module will automatically adjust the sampling time according to the dead time set by the user to ensure that the sampling is in the middle of the actual power-on time T1', T2'. Meanwhile, the user can set the FOC_TRGDLY register to advance or delay the sampling time. For example, if the MCU clock is 24MHz (41.67ns) and FOC_TRGDLY = 5, the delay is 41.67 * 5 = 208ns. If FOC_TRGDLY is 0xFB (-5), 208ns is advanced.

For single resistance sampling, the sampling window is not wide enough, so the minimum sampling window needs to be artificially made. Users can set TS (TS = minimum window time + dead time) to let the FOC module adjust the PWM waveform according to TS.

15.1.8.2 Dual Three Resistance Sampling Mode




Figure 15-10 Sequential sampling mode of dual and triple resistance current

Configure CSM=10/11 of register FOC_CR1 and DSS=0 of register FOC_CR2, that is, select dual/triple resistance current sequential sampling mode. In double three resistance current sequential sampling mode, through FOC_TRGDLY register set the sampling time of one of the three phase current phase (determined according to the sector's ia/ib/ic). As soon as one phase is sampled the other phase is sampled. In the interval where the counter counts down, the bus voltage is sampled after the FOC module operation is completed. It should be noted that the current sampling timing should be set so that the three-phase current sampling points are in the zero vector interval (i.e. pwm_a1, pwm_b1, pwm_c1 = 111). For example, if the MCU clock is 24MHz (41.67ns) and FOC_TRGDLY = 0xB2, then when the FOC counter counts down, samples ia/ib/ic 41.67 * 50 = 2.08us before the underflow event. After the sampling is completed, another phase ia/ib/ic is sampled.




Figure 15-11 Alternating sampling mode of double and triple resistance current

Configure CSM = 10/11 in FOC_CR1 register and DSS = 1 in FOC_CR2 register, that is, select the dual/three resistor current alternate sampling mode. In the double-three resistor current alternating sampling mode, one carrier cycle is calculated once, but each carrier cycle only samples one phase current (which phase of ia/ib/ic is determined according to the sector). The first carrier cycle collects ia/ib/ic, and the second carrier cycle collects another phase current ia/ib/ic, so that the current acquisition is performed alternately on one of the three-phase currents. In the interval where the counter counts down, the bus voltage is sampled after the FOC module operation is completed. Set the sampling timing for current ia (channel 0), ib (channel 1), ic (channel 4) through the FOC_TRGDLY register. It should be noted that the current sampling timing should be set so that the ia/ib/ic sampling points are all in the zero vector interval (ie, pwm_al, pwm_bl, pwm_cl = 111). For example, if the MCU clock is 24MHz (41.67ns) and FOC_TRGDLY = 0xB2, the FOC counter counts down. $41.67 * 50 = 2.08\mu s$ before the underflow event, the current is sampled.

15.1.8.3 Current Sampling Reference

Since there are positive and negative phase currents, it is necessary to increase the input current by half of the range before ADC sampling. So it is required to minus the reference value during an operation, which the default value is 0x4000. However, there is a deviation between the default value and the real value, owing to ADC and hardware offsets, so usually the user will required to do a a calibration. The calibration procedure is as the following: When FOC module dosen't work, and there is no current in the three phases, MCU starts to sample the corresponding channel and do a write to the FOC_CSO register after averaging all the sampled value. If the voltage range is 0~5V, and the reference voltage is 2.5V, $FOC_CSO = 2.5/5V * 32768 = 16384(0x4000)$.

- 1、 When FOC_CR2[CSOC] = 00/11, writing FOC_CSO is the benchmark for modifying ITRIP and IC;
- 2、 When FOC_CR2 [CSOC] = 01, writing FOC_CSO is the benchmark for modifying IA;
- 3、 When FOC_CR2 [CSOC] = 10, writing FOC_CSO is the benchmark for modifying IB.

15.1.9 Angle Pattern

The Angle module includes three parts: angle estimation module, ramp module and estimating angle smooth switching module. The sources of the angle are as follows:

1. Ramp force angle
2. Forced angle of pull
3. Estimated angle of estimator

4. Forced angle of estimator

Table 15-2 Angle sources

RFAE	ANGM	EFAE	Point source
1	x	x	Ramp force angle
0	0	x	Forced angle of pull
0	1	0	Estimation angle of estimator
0	1	1	Estimated Speed>EFREQMIN: Estimator estimation angle Estimated Speed<EFREQMIN: Estimator force angle

15.1.9.1 Ramp Force Angle

Ramp force angle consists of angle THETA, speed RTHESTEP, acceleration RTHEACC and ramp counter RTHECNT. The ramp formula is

$RTHESTEP(32bit) = RTHESTEP(32bit) + RTHEACC(32bit)$, the upper 16bit are fixed to zero and the lower 16bit are configurable)

$THETA(16bit) = THETA(16bit) + RTHESTEP(high\ 16bit)$

Ramp force angle has the highest priority. Set the RFAE = 1 in FOC_CR1 register to enable the ramp function. In every cycle, ramp module makes a ramp operation and ramp counter adds 1. When the value of the counter reaches RTHECNT, RFAE is cleared by hardware, and then the ramp is over. Then if ANGM=1 in the FOC_CR1 register, the angle comes from estimator, while ANGM=0, the angle comes from force pull angle.

15.1.9.2 Force Pull Angle

Force pull angle consists of angle THETA and the speed RTHESTEP. The formula is

$THETA(16bit) = THETA(16bit) + RTHESTEP(high\ 16bit)$

There are two states in the force pull angle:

1. Setting RFAE = 1 and ANGM = 0 in FOC_CR1 register, and the force pull mode is started after ramp function. The speed RTHESTEP will then be the cumulative result at the end of the ramp. This model can realize the function of uniform strong pull without angle feedback.
2. Setting RFAE = 0 and ANGM = 0 in FOC_CR1, angle comes from the force pull angle without going through the ramp module. The speed RTHESTEP will then be the initial speed written in the register by software. When RTHESTEP = 0, alignment function is realized. When RTHESTEP != 0, FOC control with the Hall sensor is enabled. (the principle of FOC control with the Hall sensor is that MCU calculate the existing angle and the speed when the HALL signal is received, and writes them to the THETA and RTHESTEP to make modifications).

15.1.9.3 Estimator Angle




Figure 15-12 Principle block diagram of estimator

The estimator samples the current and voltage of the motor and outputs the angle, speed and back electromotive force based on the motor parameters and control parameters.

1、 Estimated angle of the estimator

The estimator builds the motor model based on the motor parameters and control parameters, and samples the the current and voltage of the motor to update the estimated value and the estimator outputs the angles which are consistent with the real situation. The estimator can be selected with the PLL mode and sliding mode by setting the ESEL in FOC_CR1 register.

2、 Forced angle of the estimator




Figure 15-13 Schematic diagram of forced angle of estimator

This function is similar to the ramp function. Due to the small output at motor starting, the sampling current is small and there can be a huge difference in angle estimation and the speed. This may result in the launch failure. In this case, the estimator outputs the force angle to make the motor start successfully.

Configuration EFAE = 1 in the register FOC_CR1, when the estimated speed of estimator is less than the minimum value EFREQMIN set by user, function start and mandatory speed start from 0, plus the change EFREQACC in speed each operation cycle. At the same time, the maximum amplitude is limited according

to EFREQHOLD and the force speed as the final speed EOME for angle calculation module to calculate the angle estimated value ETHETA. When omega is greater than or equal to EFREQMIN, the output estimated speed omega is the final speed EOME.

3、 Smooth angle switching




Figure 15-14 Smooth angle switching curve

Setting the RFAE = 1 and ANGM = 1 in FOC_CR1 register, the motor starts with the ramp function. At the end of the ramp, it switches to the estimator mode. The estimator also estimates the angle in the ramp, but usually there is a deviation between the estimated angle and the ramp force angle. If the angle is switched from ramp forced angle to estimated angle after the ramp, there could be motor jitter due to the mutation of angle, so the switching module smoothly is required.

At the end of the ramp, if the deviation between estimated angle ETHETA and ramp force angle theta_ol is less than or equal to the THECOR, the deviation is considered as very small and ETHETA is used directly as the output angle. If the deviation is larger than THECOR, theta_ol will be modified smoothly to close the value ETHETA with the step of the THECOR at every operation cycle. When the deviation is less than THECOR, ETHETA is used directly as the output angle.

4、 Angle compensation

The compensation value THECOMP compensates the estimated angle. If the highest bit of THECOMP is 1, it is negative compensation. If the highest bit of THECOMP is 0, it is positive compensation.

15.1.10 Real-time Motor Parameters

During the operation of FOC module, users can view THETA, the real-time angle value, estimated speed EOME, and other real-time parameters of the motor. Users can judge the real-time state of the motor according to the parameters. The FOC module provides the following real-time parameters:

1. Angle value, THETA
2. Estimated angle, ETHETA, Theta, and the estimated velocity, EOME
3. D axis voltage UD, Q axis voltage UQ
4. D axis current ID, Q axis current IQ
5. IPARK module coordinates conversion of ALPHA axis voltage VALP, BETA axis voltage VBET
6. Bus voltage UDCFLT
7. Three phase current IA,IB,IC
8. CLARKE module coordinate conversion of ALPHA current IALP (IA), BETA axis current IBET
9. ALPHA axis reverse electromotive force EALP, BETA axis reverse electromotive force EBET
10. Inverse electromotive force squared ESQU

11. Power POW

15.1.10.1 Downwind and Headwind Detection

FOC provides a dedicated downwind and headwind detection module. Set the reference input current IDREF and IQREF to 0, and with the FOC module enabled, the motor state can be determined by reading the estimated angle ETHETA and estimated speed EOME. If ETHETA decreases downward or EOME is a negative value, it is in a reverse rotation. It is then required to brake first and start motor with the force angle mode. If ETHETA increases forward or EOME is a positive value, it is in a forward rotation. At this moment, it could switch to estimator angle mode to start motor directly.

15.1.10.2 Counter Electromotive Force Detection

Estimator estimates the α -axis Back-emf EALF and the β -axis Back-emf EBET with the input motor's parameters and outputs $e\alpha^2 + e\beta^2$, namely ESQU. The user can determine the launch state by using the value of ESQU to implement functions such as locked-rotor protection or phase-break protection.

15.1.10.3 Power

According to the current and power-on time obtained in the SVPWM module inside the FOC, as well as the filtered bus voltage, can calculate the power, which is save in FOC__POW.

15.1.11 FG Generation

The FG signal is generated by FOC module and Timer4 working together. FOC module calculates a FG value based on the frequency base f_{base} , low-pass filtered speed FOC_EOMELPF and FG coefficient FOC_KFG in every PWM cycle. The result will update to TIM4_ARR and half value of result will update to TIM4_DR by hardware. It should be noted that Timer4 must work at output mode and the clock division factor of Timer4 should be configured according to the motor maximum speed. FOC_KFG is set as: $FOC_KFG = \frac{SYSCLK}{(2^{TIM4_CR0[T4PSC]} * f_{base} * x)}$, where, x is the expected number of FG signal in one electric cycle. If the result exceeds 65535, Timer4 clock division factor TIM4_CR0[T4PSC] should be adjusted. When FOC_KFG = 0, this function is disable and TIM4_ARR, TIM4_DR will not be updated.

15.2 FOC Register

15.2.1 FOC_CR1 (0x40A0)

Table 15-3 FOC_CR1 (0x40A0)

Bit	7	6	5	4	3	2	1	0
Name	OVM DL	EFAE	RFAE	ANGM	CSM		SPWMSEL	SVPWMEN
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	OVM DL	Overmodulation enable 0: Disable 1: Enable
[6]	EFAE	ESTIMATION Force angle enable After enabling, the angle is forced to be given by the estimator and automatically switched to the closed loop of the estimator angle 0: Disable 1: Enable
[5]	RFAE	Ramp Force Angle enable After enabling, the angle is forced to be given by the climbing module. At the end of climbing, the angle is automatically switched to estimator mode or force pull mode according to ANGM, and RFAE is cleared by hardware 0: Disable 1: Enable
[4]	ANGM	Angle mode When RFAE=0, the Angle comes from estimator or force pull When RFAE=1, switch the estimator or force pull after climbing 0: force pull mode 1. Estimation model
[3:2]	CSM	Current sample mode X0: single resistance sampling 01: dual resistance sampling 11: three-resistance sampling

[1]	SPWMSEL	Polarity selection in SPWM mode 0: Unipolarity 1: Bipolar
[0]	SVPWMEN	SVPWM/SPWM mode selection Enable 0: Disable 1: Enable

15.2.2 FOC_CR2 (0x40A1)

Table 15-4 FOC_CR2 (0x40A1)

Bit	7	6	5	4	3	2	1	0
Name	ESEL	RSV	F5SEG	DSS	CSOC		UQD	UDD
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	ESEL	ESTIMATION select 0: SMO (Sliding mode) 1: PLL (Phase-locked loop), where the FOC_KSILDE register is KP of PLL's PI controller and the FOC_KLPFMIN register is KI of PLL's PI controller
[6]	RSV	Reserved
[5]	F5SEG	Selection of SVPWM modulation mode under FOC double-triple resistance current sampling (single-resistance current sampling is prohibited to be 1) 0:7 Segment selection 1:5 Segment selection
[4]	DSS	Dual three resistance current sampling mode 0: sequential sampling mode: a carrier period sampling two-phase current 1: alternating sampling mode: alternating sampling of two-phase current for each carrier period, and calculation for each carrier period
[3:2]	CSOC	Current sample offset calibrate Configure the bits to write the calibration value to FOC_CSO. For single resistance sampling, configure 00 or 11 to calibrate itrip; for dual-resistance sampling, configure 01 to calibrate ia, configure 10 to calibrate ib; for three resistance sampling, configure 01 to calibrate ia, configure 10 to calibrate ib, configure 00 or 11 to calibrate ic. 00, 11: itrip and ic 01: ia 10: ib
[1]	UQD	When the q-axis PI controller is disabled, the FOC_UQ value is no longer updated by the PI controller 0: Enable 1: Disable
[0]	UDD	When the d-axis PI controller is disabled, the FOC_UD value is no longer updated by the PI controller 0: Enable

		1: Disable
--	--	------------

15.2.3 FOC_TSMIN (0x40A2)

Table 15-5 FOC_TSMIN (0x40A2)

Bit	7	6	5	4	3	2	1	0
Name	FOC_TSMIN							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	FOC_TSMIN	In single-resistance sampling mode, the minimum window reserved for ADC sampling Dead zone compensation in double-three resistance sampling mode Range is (0,255)
TS = Sample window ΔT + dead zone time DT Suppose $\Delta T = 1\mu s$, $DT = 1\mu s$, $TS = 2\mu s$, carrier cycle $62.5\mu s$ $TS = 2/62.5 * 4096 = 131$		

15.2.4 FOC_TGLI (0x40A3)

Table 15-6 FOC_TGLI (0x40A3)

Bit	7	6	5	4	3	2	1	0
Name	FOC_TGLI							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	FOC_TGLI	Narrow pulse elimination when the upper bridge is conducting. This function is used in high voltage applications. The upper bridge of the high-voltage driver has a requirement that the minimum conducting pulse that must be greater than a certain value. If this register is set and the conducting pulse is less than the set value, there is no conduction. The value varies from 0 to 255.
It is assumed that narrow pulses less than $1\mu s$ are eliminated, $DT = 1\mu s$, carrier period is $62.5\mu s$, $FOC_TGLI = 2/62.5 * 2048 = 65$		

15.2.5 FOC_TBLO (0x40A4)

Table 15-7 FOC_TBLO (0x40A4)

Bit	7	6	5	4	3	2	1	0
Name	FOC_TBLO							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
-----	------	-------------

[7:0]	FOC_TBLO	When the three resistors are the current sampling shielding time, the current bridge conduction time is less than FOC_TBLO, then the current in the phase is not sampled, and the current is obtained by special processing. The range is (0,255)
Assuming that the lower bridge conduction time is less than 1us, $FOC_TBLO = 1000/41.67 = 24$		

15.2.6 FOC_TRGDLY (0x40A5)

Table 15-8 FOC_TRGDLY (0x40A5)

Bit	7	6	5	4	3	2	1	0
Name	FOC_TRGDLY							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	FOC_TRGDLY	Single resistance sampling mode: ADC current acquisition trigger delay The range is (-128,127) Dual three resistance sampling mode: current acquisition timing TRGDLY[7] set the acquisition time to be on the descending or ascending interval of the counter: TRGDLY[7]=0: ascending interval; TRGDLY [7]=1: descending interval The range is (0,DRV_ARR[6:0])
Single resistance sampling mode: assuming that the MCU clock is 24MHz(41.67ns) and TRGDLY = 5, the delay $41.67 * 5 = 208ns$; TRGDLY is -5, 208ns advance Double triple resistance sampling mode: assuming that the MCU clock is 24MHz(41.67ns), TRGDLY = 0x85, then when the DRV counter counts down, start to sample $41.67 * 5 = 0.208us$ before the underflow event; if TRGDLY = 0x05, the DRV counter is counted up and samples $41.67 * 5 = 0.208us$ after the underflow;		

15.2.7 FOC_CSO (0x40A6,0x40A7)

Table 15-9 FOC_CSOH (0x40A6)

Bit	7	6	5	4	3	2	1	0
Name	FOC_CSO[15:8]							
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	0	0	0	0	0	0

Table 15-10 FOC_CSOL (0x40A7)

Bit	7	6	5	4	3	2	1	0
Name	FOC_CSO[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
-----	------	-------------

[15:0]	FOC_CSO	<p>Current sampling reference</p> <p>Configure the CSOC in the FOC_CR1 register and write the calibration values on the FOC_CSO to calibrate the itrip benchmark for single-resistance sampling mode, ia, ib benchmark for double-resistance sampling mode, and ia, ib, ic benchmark for three-resistance sampling mode.</p> <p>The value range is (0,32767), MSB is constantly 0</p>
<p>Assuming the voltage range of ADC is 0~5V, the reference is 2.5V</p> <p>Then $FOC_CSO = 2.5/5V * 32768 = 16384(0x4000)$</p>		

15.2.8 FOC_RTHERSTEP (0x40A8,0x40A9)

Table 15-11 FOC_RTHERSTEPH (0x40A8)

Bit	7	6	5	4	3	2	1	0
Name	FOC_RTHERSTEP[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-12 FOC_RTHERSTEPL (0x40A9)

Bit	7	6	5	4	3	2	1	0
Name	FOC_RTHERSTEP[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_RTHERSTEP	<p>Rate of climb; The format is consistent with FOC_THETA</p> <p>Software write: initial speed</p> <p>Software read: current speed</p> <p>The value range is (-32768,32767)</p> <p>Note: the internal FOC_RTHERSTEP is 32bit, the highest bit is sign bit, and the higher 16 bits are configurable.</p>
<p>$RTHERSTEP(32bit) = RTHERSTEP(32bit) + RTHERACC(32bit, \text{higher } 16bit \text{ is always } 0, \text{ lower } 16bit \text{ can be configurable});$</p> <p>$THETA(16bit) = THETA(16bit) + RTHERSTEP(\text{higher } 16bit)$</p>		

15.2.9 FOC_RTHERACC (0x40AA,0x40AB)

Table 15-13 FOC_RTHERACCH (0x40AA)

Bit	7	6	5	4	3	2	1	0
Name	FOC_RTHERACC[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-14 FOC_RTHERACCL (0x40AB)

Bit	7	6	5	4	3	2	1	0
Name	FOC_RTHEACC[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_RTHEACC	Acceleration of climbing module. The format is consistent with FOC_THETA The value range is (-32768,32767) Note: the internal FOC_RTHEACC is 32bit, the highest bit is sign bit, and the lower 16 bits are configurable.
$RTHESTEP(32bit) = RTHESTEP(32bit) + RTHEACC(32bit)$, higher 16bit is always 0, lower 16bit can be configurable); $THETA(16bit) = THETA(16bit) + RTHESTEP(\text{higher } 16bit)$		

15.2.10 FOC_RTHECNT (0x40AC)

Table 15-15 FOC_RTHECNT (0x40AC)

Bit	7	6	5	4	3	2	1	0
Name	FOC_RTHECNT							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	FOC_RTHECNT	Times of ramps = RTHECNT * 256 After the ramp function is enabled (RFAE = 1 in the FOC_CR1 register), the climbing operation is performed once per calculation cycle. When the times of ramps reaches RTHECNT * 256, the ramp ends

15.2.11 FOC_THECOR (0x40AD) Shared With BLDC

Table 15-16 FOC_THECOR (0x40AD)

Bit	7	6	5	4	3	2	1	0
Name	FOC_THECOR[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R
Reset	0	0	0	0	0	0	0	1

Bit	Name	Description
[7:0]	FOC_THECOR	Angle switching correction: At the end of ramp, it is necessary to switch to the estimation mode. Due to the deviation between the estimation angle and the ramp angle, smooth switching is required. The format is consistent with FOC_THETA The value range is (0,255)

15.2.12 FOC_THECOMP (0x40AE,0x40AF)

Table 15-17 FOC_THECOMP (0x40AE)

Bit	7	6	5	4	3	2	1	0
Name	FOC_THECOMP[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-18 FOC_THECOMPL (0x40AF)

Bit	7	6	5	4	3	2	1	0
Name	FOC_THECOMP[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_THECOMP	Angle compensation value: after the estimator estimates the angle, add the compensation value to estimated angle as the final output angle of the estimator; the format is consistent with FOC_THETA The value range is (-32768,32767)

15.2.13 FOC_DMAX (0x40B0,0x40B1)

Table 15-19 FOC_DMAXH (0x40B0)

Bit	7	6	5	4	3	2	1	0
Name	FOC_DMAX[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-20 FOC_DMAXL (0x40B1)

Bit	7	6	5	4	3	2	1	0
Name	FOC_DMAX[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_DMAX	The upper limit of output UD of the PI controller on axis D The value range is (-32768,32767)

15.2.14 FOC_DMIN (0x40B2,0x40B3)

Table 15-21 FOC_DMINH (0x40B2)

Bit	7	6	5	4	3	2	1	0
Name	FOC_DMIN[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Reset	0	0	0	0	0	0	0	0
-------	---	---	---	---	---	---	---	---

Table 15-22 FOC_DMINL (0x40B3)

Bit	7	6	5	4	3	2	1	0
Name	FOC_DMIN[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_DMIN	The lower limit of output UD of the PI controller on axis D The value range is (-32768,32767)

15.2.15 FOC_QMAX (0x40B4,0x40B5)

Table 15-23 FOC_QMAXH (0x40B4)

Bit	7	6	5	4	3	2	1	0
Name	FOC_QMAX[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-24 FOC_QMAXL (0x40B5)

Bit	7	6	5	4	3	2	1	0
Name	FOC_QMAX[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_QMAX	The upper limit of output UQ of the PI controller on axis Q The value range is (-32768,32767)

15.2.16 FOC_QMIN (0x40B6,0x40B7)

Table 15-25 FOC_QMINH (0x40B6)

Bit	7	6	5	4	3	2	1	0
Name	FOC_QMIN[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-26 FOC_QMINL (0x40B7)

Bit	7	6	5	4	3	2	1	0
Name	FOC_QMIN[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_QMIN	The lower limit of output UQ of the PI controller on axis Q The value range is (-32768,32767)

15.2.17 FOC_UD(0x40B8,0x40B9)

Table 15-27 FOC_UDH (0x40B8)

Bit	7	6	5	4	3	2	1	0
Name	FOC_UD[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-28 FOC_UDL (0x40B9)

Bit	7	6	5	4	3	2	1	0
Name	FOC_UD[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_UD	D axis voltage The voltage calculated by the PI controller of axis D The value range is (-32768,32767)

15.2.18 FOC_UQ (0x40BA,0x40BB)

Table 15-29 FOC_UQH (0x40BA)

Bit	7	6	5	4	3	2	1	0
Name	FOC_UQ[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-30 FOC_UQL (0x40BB)

Bit	7	6	5	4	3	2	1	0
Name	FOC_UQ[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_UQ	Q axis voltage The voltage calculated by the PI controller of axis Q The value range is (-32768,32767)

15.2.19 FOC_ID (0x40BC,0x40BD)

Table 15-31 FOC_IDH (0x40BC)

Bit	7	6	5	4	3	2	1	0
Name	FOC_ID[15:8]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Table 15-32 FOC_IDL (0x40BD)

Bit	7	6	5	4	3	2	1	0
Name	FOC_ID[7:0]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_ID	The ID calculated by the PARK transform. The value range is (-32768,32767)

15.2.20 FOC_IQ (0x40BE,0x40BF)

Table 15-33 FOC_IQH (0x40BE)

Bit	7	6	5	4	3	2	1	0
Name	FOC_IQ[15:8]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Table 15-34 FOC_IQL (0x40BF)

Bit	7	6	5	4	3	2	1	0
Name	FOC_IQ[7:0]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_IQ	The IQ calculated by the PARK transform, The value range is (-32768,32767)

15.2.21 FOC_IBET (0x40C0,0x40C1)

Table 15-35 FOC_IBETH (0x40C0)

Bit	7	6	5	4	3	2	1	0
Name	FOC_IBET[15:8]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Table 15-36 FOC_IBETL (0x40C1)

Bit	7	6	5	4	3	2	1	0
Name	FOC_IBET[7:0]							

Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_IBET	Current IBETA. The value range is (-32768,32767)

15.2.22 FOC_VBET (0x40C2,0x40C3)

Table 15-37 FOC_VBETH (0x40C2)

Bit	7	6	5	4	3	2	1	0
Name	FOC_VBET[15:8]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Table 15-38 FOC_VBETL (0x40C3)

Bit	7	6	5	4	3	2	1	0
Name	FOC_VBET[7:0]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_VBET	VBETA calculated by the IPARK transform The value range is (-32768,32767)

15.2.23 FOC_VALP (0x40C4,0x40C5)

Table 15-39 FOC_VALPH (0x40C4)

Bit	7	6	5	4	3	2	1	0
Name	FOC_VALP[15:8]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Table 15-40 FOC_VALPL (0x40C5)

Bit	7	6	5	4	3	2	1	0
Name	FOC_VALP[7:0]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_VALP	The VALPHA calculated by the IPARK transformation. The value range is (-32768,32767)

15.2.24 FOC_IC (0x40C6,0x40C7)

Table 15-41 FOC_ICH (0x40C6)

Bit	7	6	5	4	3	2	1	0
Name	FOC_IC[15:8]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Table 15-42 FOC_ICL (0x40C7)

Bit	7	6	5	4	3	2	1	0
Name	FOC_IC[7:0]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_IC	Phase current IC. The value range is (-32768,32767)

15.2.25 FOC_IB (0x40C8,0x40C9)

Table 15-43 FOC_IBH (0x40C8)

Bit	7	6	5	4	3	2	1	0
Name	FOC_IB[15:8]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Table 15-44 FOC_IBL (0x40C9)

Bit	7	6	5	4	3	2	1	0
Name	FOC_IB[7:0]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_IB	Phase current IB The value range is (-32768,32767)

15.2.26 FOC_IA(0x40CA,0x40CB)

Table 15-45 FOC_IAH (0x40CA)

Bit	7	6	5	4	3	2	1	0
Name	FOC_IA[15:8]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Table 15-46 FOC_IAL (0x40CB)

Bit	7	6	5	4	3	2	1	0
Name	FOC_IA[7:0]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_IA	Phase current IA The value range is (-32768,32767)

15.2.27 FOC_THETA (0x40CC,0x40CD)

Table 15-47 FOC_THETAH (0x40CC)

Bit	7	6	5	4	3	2	1	0
Name	FOC_THETA[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-48 FOC_THETAL (0x40CD)

Bit	7	6	5	4	3	2	1	0
Name	FOC_THETA[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_THETA	Angle. Software writing: force pull angle; Software reading: current FOC work angle; The value range is (-32768,32767)
The value range of THETA is (-32768,32767), corresponding to (-180 °, 180 °) Assuming that THETA = 8192, corresponding to $8192/32768 * 180 ° = 45 °$		

15.2.28 FOC_ETHETA (0x40CE,0x40CF)

Table 15-49 FOC_ETHETAH (0x40CE)

Bit	7	6	5	4	3	2	1	0
Name	FOC_ETHETA[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-50 FOC_ETHETAL (0x40CF)

Bit	7	6	5	4	3	2	1	0
Name	FOC_ETHETA[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_ETHETA	Read: the angle estimated by the estimator (the angle before FOC_THECOMP compensates) is in the same format as FOC_THETA Write: initial angle estimated by estimator The value range is (-32768,32767)

15.2.29 FOC_EALP (0x40D0,0x40D1)

Table 15-51 FOC_EALPH (0x40D0)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EALP[15:8]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Table 15-52 FOC_EALPL (0x40D1)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EALP[7:0]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_EALP	EALPHA estimated by the estimator The value range is (-32768,32767)

15.2.30 FOC_EBET (0x40D2,0x40D3)

Table 15-53 FOC_EBETH (0x40D2)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EBET[15:8]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Table 15-54 FOC_EBETL (0x40D3)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EBET[7:0]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_EBET	EBETA estimated by the estimator The value range is (-32768,32767)

15.2.31 FOC_EOME (0x40D4,0x40D5)

Table 15-55 FOC_EOMEH (0x40D4)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EOME[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-56 FOC_EOMEL (0x40D5)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EOME[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_EOME	The speed OMEGA estimated by the estimator The value range is (-32768,32767)

15.2.32 FOC_ESQU (0x40D6,0x40D7)

Table 15-57 FOC_ESQUH (0x40D6)

Bit	7	6	5	4	3	2	1	0
Name	FOC_ESQU[15:8]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Table 15-58 FOC_ESQUL (0x40D7)

Bit	7	6	5	4	3	2	1	0
Name	FOC_ESQU[7:0]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_ESQU	EBETA's square + EALPHA's square. The result is 16 bits high, and the highest bit is fixed as 0 The value range is (0,32767)

15.2.33 FOC_POW (0x40D8,0x40D9)

Table 15-59 FOC_POWH (0x40D8)

Bit	7	6	5	4	3	2	1	0
Name	FOC_POW[15:8]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Table 15-60 FOC_POWL (0x40D9)

Bit	7	6	5	4	3	2	1	0
Name	FOC_POWL[7:0]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_POWL	Power The value range is (-32768,32767)

15.2.34 FOC_EKP (0x4074,0x4075) Shared With BLDC

Table 15-61 FOC_EKPH (0x4074)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EKPH[15:8]							
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-62 FOC_EKPL (0x4075)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EKPL[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_EKP	KP, the coefficient of PI controller in the estimator The value range is (0,32767), MSB is constantly 0 and Q12 format

15.2.35 FOC_EKI (0x4076,0x4077) Shared With BLDC

Table 15-63 FOC_EKIH (0x4076)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EKIH[15:8]							
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-64 FOC_EKIL (0x4077)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EKIL[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
-----	------	-------------

[15:0]	FOC_EKI	The coefficient KI of PI controller in the estimator The value range is (0,32767), MSB is constantly 0 and Q15 format
--------	---------	--------------------------------------------------------------------------------------------------------------------------

15.2.36 FOC_EBMFK (0x407C,0x407D) Shared With BLDC

Table 15-65 FOC_EBMFKH (0x407C)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EBMFK[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-66 FOC_EBMFKL (0x407D)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EBMFK[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_EBMFK	The coefficients EKLPF of lowpass filter , which is calculated in the estimator The value range is (-32768,32767) and Q15 format
EKLPF = EBMFK * OMEGA		
EBMFK = 2 * PI * fbase * ΔT		

15.2.37 The FOC_KSLIDE (0x4078,0x4079) Shared With BLDC

Table 15-67 FOC_KSLIDEH (0x4078)

Bit	7	6	5	4	3	2	1	0
Name	FOC_KSLIDE/FOC_PLLKP[15:8]							
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-68 FOC_KSLIDEL (0x4079)

Bit	7	6	5	4	3	2	1	0
Name	FOC_KSLIDE/FOC_PLLKP[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_KSLIDE/ FOC_PLLKP	When ESEL=0 (sliding mode) of FOC_CR1, it is the coefficient KSLIDE in the estimator and it's Q15 format When ESEL=1 (PLL mode) of FOC_CR1, it is the coefficient KP of the PI controller of PLL and it's Q12 format The value range is (0,32767), MSB is constantly 0

15.2.38 FOC_EKLPFMIN (0x407A,0x407B) Shared With BLDC

Table 15-69 FOC_EKLPFMINH (0x407A)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EKLPFMIN/FOC_PLLKPI[15:8]							
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-70 FOC_EKLPFMINL (0x407B)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EKLPFMIN/FOC_PLLKPI[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_EKLPFMIN / FOC_PLLKI	When ESEL=0 (sliding mode) of FOC_CR1, is the minimum value of the lowpass filter coefficient of the back electromotive force in the estimator; when the lowpass filter coefficient calculated by the estimator is less than the minimum value, the coefficient is equal to the minimum value and it's Q15 format When ESEL=1 (PLL mode) of FOC_CR1, it is the coefficient KI of the PI controller of PLL and it's Q15 format The value range is (0,32767), MSB constant is 0

15.2.39 FOC_OMEKLPF (0x407E,0x407F)

Table 15-71 FOC_OMEKLPFH (0x407E)

Bit	7	6	5	4	3	2	1	0
Name	FOC_OMEKLPF[15:8]							
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-72 FOC_OMEKLPFL (0x407F)

Bit	7	6	5	4	3	2	1	0
Name	FOC_OMEKLPF[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_OMEKLPF	Lowpass filter's coefficients calculated through the speed in the estimator. The value range is (0,32767), MSB is constantly 0 and Q15 format

15.2.40 FOC_FBAS (0x4080,0x4081)

Table 15-73 FOC_FBAS (0x4080)

Bit	7	6	5	4	3	2	1	0
Name	FOC_FBASE[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-74 FOC_FBASEL (0x4081)

Bit	7	6	5	4	3	2	1	0
Name	FOC_FBASE[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_FBASE	The coefficient of the DELTA THETA calculated through the speed OMEGA in the estimator
$FBASE = fbase * \Delta T * 32768$ Assuming fbase = 200Hz, $\Delta T = 62.5\mu s$, fbase = 409		

15.2.41 FOC_EFREQACC (0x4082,0x4083) Shared With BLDC

Table 15-75 FOC_EFREQACCH (0x4082)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EFREQACC[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-76 FOC_EFREQACCL (0x4083)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EFREQACC[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_EFREQACC	The increment OMEGA of the estimator in force angle mode. The value range is (0,65535) Note: the internal FOC_EFREQACC is 24bit, the highest bit is sign bit, and the lower 16 bits are configurable
Assuming that fbase = 200Hz and polar logarithm pp=4, speed_base=60*fbase/pp=3000rpm, set OMEGA increment to 3rpm Then $FOC_EFREQACC = 3/speed_base * 32768 * 256 = 8388(0x20c4)$		

15.2.42 FOC_EFREQMIN (0x4084,0x4085) Shared With BLDC

Table 15-77 FOC_EFREQMINH (0x4084)

Bit	7	6	5	4	3	2	1	0
-----	---	---	---	---	---	---	---	---

Name	FOC_EFREQMIN[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-78 FOC_EFREQMINL (0x4085)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EFREQMIN[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_EFREQMIN	OMEGA minimum value: When the estimator forced angle mode is enabled and the estimated OMEGA is less than this value, the force angle mode takes effect. The value range is (-32768,32767). Note: FOC_EFREQMIN is internally 24bit, the highest bit is the sign bit, and the upper 16 bits are configurable.
Assuming that fbase = 200Hz and polar logarithm pp=4, speed_base=60*fbase/pp=3000rpm, set the minimum OMEGA value to 30rpm Then foc_efreqmin = 30/speed_base*32768 = 327(0x147)		

15.2.43 FOC_EFREQHOLD (0x4086,0x4087) Shared With BLDC

Table 15-79 FOC_EFREQHOLDH (0x4086)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EFREQHOLD[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-80 FOC_EFREQHOLDL (0x4087)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EFREQHOLD[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_EFREQHOLD	OMEGA retention value: when OMEGA increases to this value, it remains at this value The value range is (-32768,32768) Note: the internal FOC_EFREQHOLD is 24-bit, the highest bit is sign bit, and the higher bit is 16 bits
Assuming that fbase=200Hz and polar logarithm pp=4, speed_base=60*fbase/pp=3000rpm, set the OMEGA retention value to 60rpm Then FOC_EFREQHOLD = 60/speed_base*32768 = 655(0x28f)		

15.2.44 FOC_EK3 (0x4088,0x4089)

Table 15-81 FOC_EK3H (0x4088)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EK3[15:8]							
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-82 FOC_EK3L (0x4089)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EK3[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_EK3	The third coefficient for the estimator to estimate the current The value range is (0,32767), MSB is constantly 0. It's Q15 format

15.2.45 FOC_EK4 (0x408A,0x408B)

Table 15-83 FOC_EK4H (0x408A)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EK4[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-84 FOC_EK4L (0x408B)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EK4[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_EK4	The fourth coefficient for the estimator to estimate the current. The value range is (-32768,32767) and it's Q15 format

15.2.46 FOC_EK1 (0x408C,0x408D)

Table 15-85 FOC_EK1H (0x408C)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EK1[15:8]							
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-86 FOC_EK1L (0x408D)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EK1[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_EK1	The first coefficient for the estimator to estimate the current. The value range is (0,32767), MSB is constantly 0. It's Q15 format

15.2.47 FOC_EK2 (0x408E,0x408F)

Table 15-87 FOC_EK2H (0x408E)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EK2[15:8]							
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-88 FOC_EK2L (0x408F)

Bit	7	6	5	4	3	2	1	0
Name	FOC_EK2[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_EK2	The second coefficient for the estimator to estimate the current. The value range is (0,32767), MSB is constantly 0. It's Q15 format

15.2.48 FOC_IDREF (0x4090,0x4091) Shared With BLDC

Table 15-89 FOC_IDREFH (0x4090)

Bit	7	6	5	4	3	2	1	0
Name	FOC_IDREF[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-90 FOC_IDREFL (0x4091)

Bit	7	6	5	4	3	2	1	0
Name	FOC_IDREF[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_IDREF	The current ID reference value given by the user The value range is (-32768,32767)

15.2.49 FOC_IQREF (0x4092,0x4093) Shared With BLDC

Table 15-91 FOC_IQREFH (0x4092)

Bit	7	6	5	4	3	2	1	0
Name	FOC_IQREF[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-92 FOC_IQREFL (0x4093)

Bit	7	6	5	4	3	2	1	0
Name	FOC_IQREF[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_IQREF	The reference value of current IQ given by the user The value range is (-32768,32767)

15.2.50 FOC_DQKP (0x4094,0x4095) Shared With BLDC

Table 15-93 FOC_DQKPH (0x4094)

Bit	7	6	5	4	3	2	1	0
Name	FOC_DQKP[15:8]							
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-94 FOC_DQKPL (0x4095)

Bit	7	6	5	4	3	2	1	0
Name	FOC_DQKP[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_DQKP	KP, the coefficient of PI controller on DQ axis The value range is (0,32767), MSB is constantly 0. It's Q12 format

15.2.51 FOC_DQKI (0x4096,0x4097) Shared With BLDC

Table 15-95 FOC_DQKI (0x4096)

Bit	7	6	5	4	3	2	1	0
Name	FOC_DQKI[15:8]							
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-96 FOC_DQKIL (0x4097)

Bit	7	6	5	4	3	2	1	0
Name	FOC_DQKI[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_DQKI	KI, the coefficient of PI controller of DQ axis The value range is (0,32767), MSB is constantly 0. It's Q15 format

15.2.52 FOC_UDCFLT (0x4098,0x4099)

Table 15-97 FOC_UDCFLTH (0x4098)

Bit	7	6	5	4	3	2	1	0
Name	FOC_UDCFLT[15:8]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Table 15-98 FOC_UDCFLTL(0x4099)

Bit	7	6	5	4	3	2	1	0
Name	FOC_UDCFLT[7:0]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_UDCFLT	Filtered bus voltage FOC module samples bus voltage and filter for the use of software, Fixed ADC channel 2 The value range is (0,32767)
Assuming that the bus voltage 1/6 partial voltage is fed into ADC, the voltage range of ADC is 0~5V, that is, the effective range of the bus voltage is 0~30V, if FOC_UDCFLT is 19661 (0x4CCD), the bus voltage = $19661/32768*5*6 = 18V$		

15.2.53 FOC_CR3 (0x40ee)

Table 15-99 FOC_CR3 (0x40ee)

Bit	7	6	5	4	3	2	1	0
Name	ICLR	RSV	MFP_EN	FOCUSTA	FOCFEN	ESCMS	TSMINH9	TSMINH8
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
-----	------	-------------

[7]	ICLR	FOC_ IA/B/CMAX clear Enable Write 1 to this bit, the FOC_ IA/B/CMAX register is cleared, and this bit is automatically cleared 0:Disable 1:Enbale
[6]	RSV	Reserved
[5]	MFP_EN	Adaptive observer enable 0:Disable 1:Enbale
[4]	FOCUSTA	Single resistance off sampling enable 0:Disable 1:Enbale
[3]	FOCFEN	FOC forced enable, under the premise that DRV_CR [MESEL] = 1, even if DRV_CR [OCS]=0, FOC forced calculation 0:Disable 1:Enbale
[2]	ESCMS	ATAN estimation enable 0:Disable 1:Enbale
[1:0]	TSMINH[9:8]	Two bits are added to the high bit of FOC_TSMIN for bit expansion.

15.2.54 FOC_DKP (0x409c,0x409d)

Table 15-1 FOC_DKPH(0x409c)

Bit	7	6	5	4	3	2	1	0
Name	FOC_DKP[15:8]							
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-2 FOC_DKPL(0x409d)

Bit	7	6	5	4	3	2	1	0
Name	FOC_DKP[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_DKP	Proportional parameter of D-axis PI Value range (0, 32767), MSB is always 0, Q12 format When FOC_DKP! = 0, it takes effect; otherwise, the original FOC_DQKP/I will be used for axis D.

15.2.55 FOC_DKI (0x409e,0x409f)

Table 15-3 FOC_DKI (0x409e)

Bit	7	6	5	4	3	2	1	0
Name	FOC_DKI[15:8]							
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-4 FOC_DKIL (0x409f)

Bit	7	6	5	4	3	2	1	0
Name	FOC_DKI[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_DKI	Integral parameter of D-axis PI Value range (0, 32767), MSB is always 0, Q15 format

15.2.56 FOC_IAMAX (0x40da,0x40db)

Table 15-5 FOC_IAMAXH (0x40da)

Bit	7	6	5	4	3	2	1	0
Name	FOC_IAMAX [15:8]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Table 15-6 FOC_IAMAXL (0x40DB)

Bit	Bit	6	5	4	3	2	1	0
Name	FOC_IAMAX [7:0]							
Type	Type	R	R	R	R	R	R	R
Reset	Reset	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_IAMAX	A phase current maximum value The maximum current value can only be valid after an electrical cycle, otherwise the value obtained may be too small. At the same time, it is required to ensure that there is no acquisition error for the phase current, otherwise the calculation will be wrong. The maximum current value will not be reset automatically. You need to set FOC_CR3[ICLR] = 1, and the maximum current value will be reset. Value range (0, 32767)

15.2.57 FOC_IBMAX (0x40dc,0x40dd)

Table 15-7 FOC_IBMAXH (0x40dc)

Bit	7	6	5	4	3	2	1	0
Name	FOC_IBMAX [15:8]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Table 15-8 FOC__IBMAXL (0x40DD)

Bit	7	6	5	4	3	2	1	0
Name	FOC__IBMAX [7:0]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC__IBMAX	<p>B phase current maximum value</p> <p>The maximum current value can only be valid after an electrical cycle, otherwise the value obtained may be too small. At the same time, it is required to ensure that there is no acquisition error for the phase current, otherwise the calculation will be wrong.</p> <p>The maximum current value will not be reset automatically. You need to set FOC_CR3[ICLR] to 1, and the maximum current value will be reset.</p> <p>Value range (0, 32767)</p>

15.2.58 FOC__ICMAX (0x40de,0x40df)

Table 15-8 FOC__ICMAXH (0x40de)

Bit	7	6	5	4	3	2	1	0
Name	FOC__ICMAX [15:8]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Table 15-9 FOC__ICMAXL (0x40df)

Bit	7	6	5	4	3	2	1	0
Name	FOC__ICMAX [7:0]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC__ICMAX	<p>C phase current maximum value</p> <p>The maximum current value can only be valid after an electrical cycle, otherwise the value obtained may be too small. At the same time, it is required to ensure that there is no acquisition error for the phase current, otherwise the calculation will be wrong.</p> <p>The maximum current value will not be reset automatically. You need to set FOC_CR3[ICLR] = 1, and the maximum current value will be reset.</p> <p>Value range (0, 32767)</p>

15.2.59 FOC__EMF (0x40e0,0x40e1)

Table 15-10 FOC__EMFH (0x40e0)

Bit	7	6	5	4	3	2	1	0
Name	FOC__EMF [15:8]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Table 15-11 FOC__EMFL (0x40E1)

Bit	7	6	5	4	3	2	1	0
Name	FOC__EMF [7:0]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC__EMF	The back electromotive force EMF estimated by the estimator is equal to the square of FOC_EALP plus the square root of FOC_EBET Value range (0, 32767)

15.2.60 FOC__UDCPS (0x40e2,0x40e3)

Table 15-12 FOC__UDCPSH (0x40e2)

Bit	7	6	5	4	3	2	1	0
Name	FOC__UDCPS[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-13 FOC__UDCPSL (0x40e3)

Bit	7	6	5	4	3	2	1	0
Name	FOC__UDCPS[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC__UDCPS	Voltage feedforward compensation of D-axis The result of PI calculation of Axis D is sent to the next module after adding FOC_UD and FOC_UDCPS Value range (-32768, 32767)

15.2.61 FOC__UQCPS (0x40e4,0x40e5)

Table 15-14 FOC__UQCPSH (0x40e4)

Bit	7	6	5	4	3	2	1	0
Name	FOC__UQCPS[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-15 FOC__UQCPSL (0x40e5)

Bit	7	6	5	4	3	2	1	0
Name	FOC__UQCPS[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC__UQCPS	Voltage feedforward compensation of Q-axis The result of PI calculation of Axis Q is sent to the next module after adding FOC_UQ and FOC_UQCPS Value range (-32768, 32767)

15.2.62 FOC__UQEX (0x40e6,0x40e7)

Table 15-16 FOC__UQEXG (0x40e6)

Bit	7	6	5	4	3	2	1	0
Name	FOC__UQEX [15:8]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Table 15-17 FOC__UQEXL (0x40e7)

Bit	7	6	5	4	3	2	1	0
Name	FOC__UQEX [7:0]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC__UQEX	Voltage overflow value of Axis Q for field weakening control Formula: $FOC_UQ - FOC_QMAX$ When $FOC_UQ > FOC_QMAX$, FOC__UQEX is a positive value; When $FOC_UQ < FOC_QMAX$, FOC__UQEX is a negative value; Use FOC__UQEX accumulates to realize the magnetic field weakening function. For the specific implementation method, please refer to the magnetic field weakening function of the example program. Value range (-32768, 32767)

15.2.63 FOC_ID_LPFK (0x40e8)

Table 15-18 FOC_ID_LPFK (0x40e8)

Bit	7	6	5	4	3	2	1	0
Name	FOC_ID_LPFK [7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

Bit	Name	Description
[7:0]	FOC_ID_LPFK	Low pass filter coefficient of FOC_ID Value range 0~255

15.2.64 FOC_IQ_LPFK (0x40e9)

Table 15-19 FOC_IQ_LPFK (0x40e9)

Bit	7	6	5	4	3	2	1	0
Name	FOC_IQ_LPFK [7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

Bit	Name	Description
[7:0]	FOC_IQ_LPFK	Low pass filter coefficient of FOC_IQ Range 0~255

15.2.65 FOC_KFG (0x40ea,0x40eb)

Table 15-20 FOC_KFGH (0x40ea)

Bit	7	6	5	4	3	2	1	0
Name	FOC_KFG[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 15-21 FOC_KFGL(0x40eb)

Bit	7	6	5	4	3	2	1	0
Name	FOC_KFG[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	FOC_KFG	FG Calculation coefficient Chip according to FOC_EOMELPF and FOC_KFG calculates the overload value corresponding to FG, and updates each carrier cycle to TIM4_ARR, overload value/2 updated to TIM4_DR. Note: FOC_KFG=0 means this function is not enabled Value range (0, 65535) if FOC_KFG overflows, and TIM4 clock division coefficient T4PSC needs to be adjusted

16 TIM1

16.1 Timer1 Operation

Timer1 contains a 16-bit up-counting basic timer and a 16-bit up-counting reload timer, both of which use internal clock counting sources. Timer1 is mainly used for BLDC square wave automatic control or HALL signal processing. Timer1 has the following features:

1. 16-bit up-counting basic timer, which is used to record the interval between the basic timer's two position detection or writing timings, that is, for counting the 60-degree commutation time;
2. 16-bit reload timer for up counting, used for timing: the interval between the position detection and the reload timer overflow, which is used to count the freewheeling mask time and zcp to commutation time;
3. 3-bit programmable frequency divider, which can divide the count clock of two timers
4. Input filtering and sampling;
5. Position detection module, which generates a position detection signal according to the input signal;
6. Write the timing module to update the output status register;
7. 7 groups of status registers control comparators and outputs;
8. Interrupt event generation
 - a) Basic timer overflow interrupt
 - b) Reload timer overflow interrupt
 - c) Writing timing interrupt
 - d) Position detection interrupt
 - e) Shield freewheeling end interrupt
 - f) ADC detection interrupt

The internal structure of Timer1 is shown in Figure 16-1.




Figure 16-1 Internal structure of Timer1

16.1.1 Timer Counter Unit




Figure 16-2 The time base unit

Timer1 contains a frequency divider, a 16-bit up counting basic timer, and a 16-bit up counting reload timer.

16.1.1.1 Timer Clock Controller

The Timer clock controller is used to generate count clock source for basic timer and the reload timer. The counting clock is divided by the predivider. The predivider is based on a 12-bit counter controlled by a 3-bit register PSC. 8 divider coefficients can be selected. The clock source is the internal clock. Since there is no buffer in this control register, the divider coefficient changes immediately, so the divider coefficient should be updated when both the basic timer and the reload timer are not working.

The frequency of the counter can be calculated by the following formula:

$$f_{CK_CNT} = f_{CK_PSC} / PSC$$

Suppose the MCU clock is 24MHz(41.67ns)

Table 16-1 The PSC values of the register corresponding to different clock frequency

PSC	Coefficient (hexadecimal)	CLK (Hz)	PSC	Coefficient (hexadecimal)	CLK (Hz)
000	0x01	24M	100	0x10	1.5 M
001	0x02	12M	101	0x20	750k
010	0x04	6M	110	0x40	375k
011	0x08	3M	111	0x80	187.5k

16.1.1.2 Basic Timer

The basic timer contains a 16-bit up counter. When the value of TIM1__BCNTR equals to the TIM1__BARR, overflow event generates and the Overflow interrupt flag BOIF of the basic counter is set. At the same time, TIM1__BCNTR is counting rather than reset and restart counting. BRS in TIM1_CR2 chooses the counter resetting source from position detection events, or writing the timing events. When the event reset signal is

generated, the current count value TIM1_BCNTN is sent to register TIM1_BCCR, and TIM1_BCNTN value is set to 0, and then the counting is restarted.




Figure 16-3 Basic timer count waveform

The value of the TIM1_BARR register is immediately applied to the counter, so the register should be updated when the basic timer stops working. Only when the count value TIM1_BCNTN is equal to TIM1_BARR, the overflow event can occur. If TIM1_BCNTN is greater than TIM1_BARR, TIM1_BCNTN accounting number reaches 0xFFFF and then counts from 0. Therefore, it should be noted that TIM1_BCNTN cannot be greater than TIM1_BARR when the register initials.

16.1.1.3 Reload Timer

The reload timer contains a 16-bit counting counter. When the count value TIM1_RCNTN is counted to TIM1_RARR, an overflow event occurs. The overflow interrupt flag ROIF on the reload timer is set to 1 and RCEN is set to 0. And the TIM1_RCNTN is cleared, and restart counting after waiting for RCEN to be set.




Figure 16-4 Reload timer count waveform

Location detection events and writing timing events can automatically enable T1RCEN by hardware, when reload timer generates overflow event, T1RCEN is cleared by hardware, reload timer stop counting. The

reload timer is mainly used to realize BLDC square wave freewheeling mask and delay commutation after detecting the zero point. The rest of time, the reload timer doesn't work.

16.1.2 Input Filtering and Sampling




Figure 16-5 Schematic diagram of input signal filtering and sampling

TIS of TIM1_CR3 registers selects whether the input source is from comparator or GPIO, in which HALLSEL of CMP_CR1 registers selects whether GPIO comes from (P1.4/P1.6/P2.1) or (P0.2/P3.7/P3.6), INM of TIM1_CR3 registers is input setting to select whether noise filtering is performed, and SAMSEL of CMP_CR3 registers is input setting to select whether sampling is performed.

16.1.2.1 Filtering




Figure 16-6 Timing diagram of filtering module

According to the TIX of register TIM1_CR2, the filter circuit can choose to filter the input noise with the pulse width of 8/32/64 clock cycle. Enable filtering function, the filtered signal will be about 8~9/32~33/64~65 clock cycles later than the filtered signal.

16.1.2.2 Sampling




Figure 16-7 PWM ON sampling mode




Figure 16-8 PWM OFF sampling mode

In the square wave control mode of BLDC, the input of TI2/TI1/TI0 comes from the comparator. Since the output of the comparator may be interfered by MOS switch of peripheral drive circuit, there is the interference noise of PWM signal. Set the SAMSEL of register CMP_CR3 to select sampling mode, set CSOFFD and CSOND of register CMP_SAMR to adjust sampling interval.

The interference reflected in the output of PWM to the comparator is delayed relative to the jump edge of PWM, which is mainly affected by the following factors: the size of drive resistance, MOS switching speed, input delay and hysteresis setting of comparator. Set CSOFFD mask comparator interference stage, $offdelay = CSOND - CSOFFD$ is to delay closing sampling time of comparator CMP0, CMP1 and CMP2.

Example: if the delay of PWM output to comparator is 2us and the interference width is 1us, it can be set $CSOFFD > 1us = 1000ns / 41.67ns / 8 = 3$

$CSOND > (2+1)us = 3000ns / 41.67ns / 8 = 9$

The method of measuring the delay between PWM output and comparator: set the SAMSEL=00 of register CMP_CR3 to forbid the comparator sampling function, set the CMPSEL of register CMP_CR3 to output corresponding comparator comparison value, enable PWM output and comparator, manually rotate the motor to flip the comparator value, measure the delay between PWM output and comparator output.

Method for measuring the interference width: the above method is used to measure the width of interference level which is outputted by the comparator.

16.1.3 Position Detection Event




Figure 16-9 Principle block diagram of position detection

The position detection event determines the valid edge of the input based on the CPE of the TIM1_DBR1/2/3/4/5/6/7 register. When the valid edge of the input (TI2/TI1/TI0) arrives, a position detection

event occurs. According to the state of the CST of the TIM1_CR4 register, the corresponding CPE of the TIM1_DBR1/2/3/4/5/6/7 register is determined to take effect.




Figure 16-10 Timing diagram of position detection

CPE_DBR1 of TIM1/ 2/3/4/5/6/7 register decided to enter the effective along as follows.

CPE	Description	CPE	Description
000	0	100	Detect the descending edge of U phase and enable the comparator of U phase
001	Detect the rising edge of U phase and enable the comparator of U phase	101	Detect the rising edge of W phase and enable the comparator of W phase
010	Detect the descending edge of W phase and enable the comparator of W phase	110	Detect the descending edge of V phase and enable the comparator of V phase
011	Detect the rising edge of V phase and enable the comparator of V phase	111	Detect three-phase double-edge and enable three-phase corresponding comparator

16.1.4 Writes Sequence Events




Figure 16-11 Writes a sequence block diagram

The writing timing event is based on the OPS of the TIM1_CR0 register to determine the source of the event. After the writing timing event occurs, the writing timing interrupt flag WTIF is set. If the CST of the TIM1_CR4 register is 001 ~ 110 at the same time, the CST will automatically increase by one, and the corresponding the value of TIM1_DBR1/2/3/4/5/6 register will also be updated to DRV_CMCR.

16.1.5 Timer1 Interrupt

Timer has 6 interrupt request sources:

1. Overflow interrupt of basic timer
2. Overflow interrupt of reload timer

3. Writing timing interrupt
4. Position detection interrupt
5. Interrupt at end of freewheeling shield
6. ADC detection interrupt

Configuring the interrupt enablement bit of TIM1_IER can enable the corresponding interrupt request




Figure 16-12 TIMER1 interrupt source

16.2 BLDC Square Wave Application

For BLDC square wave application, Timer1 with the comparator and DRIVER module has the following functions:

1. The benchmark time of commutation of 60 degrees can be automatically recorded, and the benchmark time can be filtered.
2. When the position signal cannot be detected, the commutation can be automatically forced
3. Automatically mask freewheeling, that is, during the freewheeling time, the comparator does not work
4. Automatically record the time from the detection position signal to the commutation, and automatically changes commutate.
5. Take over CMP0_SEL of CMP_CR2 register, control comparator 0 automaticly
6. Comparator signal sampling can be set in PWM ON/OFF, and signal filtering can be selected
7. Take over the DRV_CMR register and automatically control the 3-phase 6-channel PWM output

BLDC square wave applications are mostly sensorless applications, and the implementation scheme is back electromotive force with a delay of 30 degrees after crossing zero, on which the following discussion is based (T1OPS=01).

16.2.1 Six Steps of BLDC Comutation




Figure 16-13 Six-step phase transition diagram of BLDC

The CST of register TIM1_CR4 is the commutation state machine, where state 0 is used for output shutdown; state 7 is used for customization, such as brake, pre-charging, pre-positioning, starting and other functions; state 1~6 is used for six steps of automatic commutation, after commutation, the state will automatically add one.

State 1~7 corresponds to register TIM1_DBR1~7. When the writing timing event occurs, TIM1_DBRx corresponding to the current state will be automatically updated to register DRV_CMR and the CMP0_SEL of register CMP_CR2.

16.2.2 BLDC Working Principle




Figure 16-8 Working principle of BLDC

16.2.2.1 60 Degrees Benchmark

The TIM1_BCCR register is 60 degrees of the last time, configure BRS=0 of TIM1_CR2 register to set the time between two commutations as 60 degrees, and configure BRS=1 to set the time between two zero points detected as 60 degrees.

The TIM1_BCOR register is the filtered 60-degree, namely 60-degree benchmark. Setting the CFLT of the TIM1_CR0 register can select the first 1/2/4/8 TIM1_BCCR to average them to get TIM1_BCOR.

BLDC calculates the freewheeling shielding angle, the angle between zero-crossing (zcp) and the commutation and the forced commutation angle through the 60-degree benchmark TIM1_BCOR.

16.2.2.2 Commutation

Commutation, that is writing timing events. T1OPS of TIM1_CR1 register is used to choose phase change mode, in which T1OPS=00 is mostly used for sensorless startup, T1OPS=01 is mostly used for automatic commutation without sensors, and T1OPS=10 is mostly used for sensortive commutation.

After commutation, TIM1 will automatically perform the following operations:

- Save the current TIM1_BCNTR to TIM1_BCCR, and TIM1_BCCR is filtered and saved to TIM1_BCOR as the 60-degree reference value

- TIM1_BCNTR counts from 0 again
- Start the freewheeling mask, load the mask angle into TIM1_RARR and set the RCEN as 1. TIM1_RCNTR begins to count
- If the CST in register TIM1_CR4 is in state 1-6, the CST will automatically switch to the next state
- Can produce write sequence interrupt T1WTIF and reload timer overflow interrupt T1ROIF

16.2.2.3 Forced Commutation at 60 Degrees

When the motor is rotating smoothly, the zero-crossing point is generally detected at about 30 degrees after commutation. If no zero crossing is detected within 60 degrees after commutation, a forced commutation is usually required. Set FORC = 1 in the TIM1_CR0 register to enable the 60-degree forced commutation function. When no zero crossing is detected within 60 degrees after commutation, the hardware commutates forcibly and sets the basic timer overflow interrupt flag BOIF at the same time (Note: FORC = 1, detected within 60 degrees after commutation and $TIM1_BCNTR > TIM1_BARR$, BOIF will not be set). Set FORC = 0 in the TIM1_CR0 register, when $TIM1_BCNTR > TIM1_BARR$ and the interrupt flag BOIF is set, basic timer continues to count rather than reset. The software can determine the basic timer overflow interrupt flag BOIF and the position detection interrupt flag PDIF to perform manual commutation.

16.2.2.4 Freewheel Mask

After commutation, the original conduction phase becomes a floating phase. At this time, the electrical energy in the inductance of this phase needs to be released to the power supply or ground through a freewheeling diode. During the freewheeling process, the comparator will be affected. Therefore, it is necessary to mask the trigger edges that are generated by the comparators during the freewheeling time, so as to prevent the wrong signal generated by the freewheeling from causing wrong commutation. Freewheeling mask ends, generating masking Freewheeling end interrupt flag BDIF.

In freewheeling mask time, TIM1 keeps last latched comparator level value, when the end of the freewheeling mask, TIM1 acquisition level value of the comparator, it's important to note that when the freewheeling mask time less than the freewheeling time, the comparator level at the end of the freewheeling mask is equal to the comparator level after zero-crossing, false passing zero trigger edge will occur, so you need to adjust freewheeling mask time according to the characteristics of the motor, make freewheeling mask time greater than the freewheeling time.

Freewheel mask time is set by BSEL in the TIM1_CR1 register. The conversion formula is:

Mask angle = $BSEL/128*60$.

16.2.2.5 The Angle Between zcp and Commutation (Delayed Commutation)

The interval from the end of freewheeling mask to the detection of zero crossing is the zero crossing detection interval. If the zero crossing is not detected after the freewheeling mask, then the interval from the end of freewheeling mask to the commutation is the zero crossing detection interval. The position detection event is an edge trigger, and only the first valid trigger edge is detected. When the effective triggering edge is detected in the zero-crossing detection interval, the zero-crossing detection interval ends and the subsequent triggering edge are all invalid, so the user needs to adjust the parameters of filtering and sampling to ensure that the first triggering edge is the real zero-crossing.

zcp(that is, position detection event) is detected in the zero-crossing detection interval. The hardware starts TIM1_RCNTR for timing according to the time set by the software from ZCP to phase change. When the timing is finished, the hardware will automatically commutate, and WTIF will be generated as the writing

sequence interrupt flag.

The time from ZCP to commutation is set by CSEL in register TIM1_CR2, the formula:

$$\text{Commutation angle} = \text{CSEL}/128 * 60$$

16.2.2.6 Cycle-By-Cycle Current Limit

Refer to wave-by-wave current limiting 30.1.1.2

16.2.3 Debugging of BLDC is Related

The chip provides the following debugging methods

1. GP07 displays the comparator signal in real time
2. GP01 displays the status of TIM1 in real time
3. SPI debugger is used to display the TIM1 related registers on the oscilloscope

16.2.3.1 Comparator Debugging

Setting CMP_CR3 register CMPSEL can output the results of BLDC related CMP0/1/2_OUT through GP07, where CMP0/1/2_OUT is the result of comparator after filtered sampling.

Configure DBGSEL=11B of register CMP_CR3 to output the comparator sampling interval through GP01.

Please refer to the chapter about sampling for waveform. SAMSEL of register CMP_CR3 is set to select the sampling interval of comparator, which corresponds to GP01 output as shown in the table below

SAMSEL	The sampling interval	GP01 display
00	Sample on and off without delay	The constant high level
01	Only sampling on off, configure the delay of sampling according to CMP_SAMR	PWM off sampling interval
10	Only sampling on on, configure the delay of sampling according to CMP_SAMR	PWM on sampling interval
11	Sampling on on and off, configure the delay of sampling according to CMP_SAMR	PWM off+on sampling interval

The comparator sampling interval, one of the signals of CMP0/1/2_OUT and one signal of the corresponding UVW output, is displayed by oscilloscope, the CMP_SAMR register is adjusted, and the comparator sampling interval is placed in the PWM interval corresponding to UVW (the filter delay of the comparator needs to be taken into account) to observe whether CMP0/1/2_OUT meets the requirements.




Figure 16-9 comparator debugging

16.2.3.2 Debug of Freewheeling Mask and Commutation

Both the freewheeling mask interval and the delayed commutation interval use the reload timer RCNTR to count, so the waveform of RCNTR can be displayed on the oscilloscope through SPI debugger.

GP01 was used to display the real-time status of TIM1, the commutation point and the freewheeling mask interval, the interval of waiting for zero-crossing and delayed commutation interval can be obtained by cooperating with UVW phase to obtain




Figure 16-10 15° Waveform of freewheeling mask and 30 ° phase delay RCNTR/GP01

16.3 ADC generates phase commutation signal

Calculation formula $K \cdot A - B$, where K: coefficient; A: ADC collects the voltage of conduction phase; B: ADC collects the voltage of suspended phase. When the symbol of the formula changes, the phase commutation signal is generated.

CPE	A= conduction phase, B= suspended phase, K= coefficient		
000	No sampling	100	A=V,B=U,K=TIM1_KF
001	A=W,B=U,K=TIM1_KR	101	A=V,B=W,K=TIM1_KR
010	A=U,B=W,K=TIM1_KF	110	A=W,B=V,K=TIM1_KF
011	A=U,B=V,K=TIM1_KR	111	Reserved bit

ADC acquisition voltage is the same as the comparator acquisition signal, which can be set to sample at PWM ON/OFF. In order to prevent ADC from sampling interference and making errors, set AFL of TIM1_CR3 register to configure ADC transform signal filtering for 2/4 times.

ADC commutation and other configurations of comparator commutation are basically the same. ADC commutation is more flexible, different coefficients K are set, and the symbol reversal of calculation formula can be different position points. Set $K=TIM1_KR=TIM1_KF=0.5$, the symbol flip point is zcp.

16.4 Timer1 Register

16.4.1 TIM1_CR0 (0x4068)

Table 16-2 TIM1_CR0 (0x4068)

Bit	7	6	5	4	3	2	1	0
Name	T1RWEN	T1CFLT		T1FORC	T1OPS		T1BCEN	T1RCEN
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	T1RWEN	When operating TIM1_CR0, RWEN must write one before T1RCEN can write. This bit only can read 0.
[6:5]	T1CFLT	Commutation filter selection The average time of X commutations was used as the benchmark of 60 degrees 00: The time of 1 commutation 01: The time of 2 commutations 10: The time of 4 commutations 11: The time of 8 commutations
[4]	T1FORC	Enable Forced automatic commutation at 60 degrees When no zero is detected within 60 degrees after commutation, hardware commutates forcibly. When a zero-crossing is detected within 60 degrees, the hardware does not commutate forcibly even if TIM1_BCNTR exceeds TIM1_BARR. Note: if T1FORC=0, even if TIM1_BCNTR exceeds TIM1_BARR, TIM1_BCNTR will continue to count rather than starting from 0, and the hardware will not commutates forcibly 0: Disable 1: Enable
[3:2]	T1OPS	Data transmission mode selection These bits are used to select the transfer mode in which the TIM1_DBRx register writes to the DRV_CMRR register, that is, writing timing events/commutations 00: the software writes 1 to UPD or writes TIM1_CR4 to trigger data transmission (mainly used for sensorless square wave startup) 01: 16-bit reload timer is used for triggering data transmission at the overflow event of commutation time timing (mainly used for sensorless square wave startup) 10: position detection input triggers data transmission (mainly used for inductive square wave) or ADC calculation result trigger transmission 11: 16 bit overload timer is used for overflow trigger data transmission of commutation time timing and ADC calculation result trigger transmission

[1]	T1BCEN	Enable basic timer counter. 0: Disable 1: Enable
[0]	T1RCEN	Enable reload timer counter The software must write 1 to RWEN to operate T1RCEN. The location detection time and writing sequence events of the hardware can automatically enable T1RCEN. When the reload timer produces an overflow event, T1RCEN is cleared by hardware. 0: Disable 1: Enable

16.4.2 TIM1_CR1 (0x4069)

Table 16-3 TIM1_CR1 (0x4069)

Bit	7	6	5	4	3	2	1	0
Name	T1BAPE	BSEL						
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	T1BAPE	TIM1_BARR automatically loads enable After enabled, when the base timer is reset because of a position detection event or when a writing timing event, the 60-degree reference value is stored in the TIM1_BARR register.(used for forced 60-degree commutation when zcp cannot be detected) 0: Disable 1: Enable
[6:0]	BSEL	Freewheeling mask angle selection The angle (time) of the freewheeling mask after the commutation, during which the input edge is not detected The formula: freewheeling mask angle =BSEL/128*60 Note: if the mask angle is 0, BSEL shall be set to 1

16.4.3 TIM1_CR2 (0x406A)

Table 16-4 TIM1_CR2 (0x406A)

Bit	7	6	5	4	3	2	1	0
Name	T1BRS	CSEL						
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	T1BRS	Basic timer reset source selection 0: writing timing reset and 60 degree forced automatic phase reversal reset (common

		setting) 1: position detection and reset(ADC cannot be reset)
[6:0]	CSEL	Phase change Angle selection After the input of position detection is triggered, the phase change corresponding to CSEL is delayed Formula: phase change Angle =CSEL/128*60 Note: if the phase change Angle is 0, CSEL shall be set to 1

16.4.4 TIM1_CR3 (0x406B)

Table 16-5 TIM1_CR3 (0x406B)

Bit	7	6	5	4	3	2	1	0
Name	T1AFL	T1PSC			T1TIS		T1INM	
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	1	0	0

Bit	Name	Description
[7]	T1AFL	ADC sampling voltage calculation result filtering 0: 4 times filtering 1: Twice filtering
[6:4]	T1PSC	Timer clock frequency division selection These bits are used to perform N frequency division on the MCU clock as the counting clock of the basic timer and reload timer. It is assumed that the MCU clock is 24MHz (41.67ns). 000:0x1 (24MHz) 001:0x2 (12MHz) 010:0x4 (6MHz) 011:0x8 (3MHz) 100:0x10 (1.5MHz) 101:0x20 (750kHz) 110:0x40 (375kHz) 111:0x80 (187.5kHz)
[3:2]	T1TIS	Select the input source (TI0/TI1/TI2) TIM1 filters, samples and generates position detection time for the selected input source. These bits affect CMP0/1/2_OUT and CMP0/1/2_IF of the comparator module CMP_SR 00: GPIO is taken as input, where the results of CMP_SR are generated through GPIO according to the selection of CMP_CR1[7] (P1.4/P1.6/P2.1) or (P0.2/P3.7/P3.6) 01: the output of the comparator (CMP0/CMP1/CMP2) is taken as input, and the result of CMP_SR is generated through CMP 1x: reserved bits
[1:0]	T1INM	Input TI0/TI1/TI2 noise pulse width selection, when the noise pulse width is less than the set value, the noise will be filtered. Suppose the MCU clock is 24MHz(41.67ns) 00: no filtering 01:8 clock cycles, 8 x 41.67ns 10:32 clock cycles, 32 x 41.67ns

		11:6 4 clock cycles, 64 x 41.67ns
--	--	-----------------------------------

16.4.5 TIM1_CR4 (0x406C)

Table 16-6 TIM1_CR4 (0x406C)

Bit	7	6	5	4	3	2	1	0
Name	RSV					T1CST		
Type	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description																				
[7:3]	RSV	Reserved																				
[2:0]	T1CST	<p>Commutation state machine State machine in different states will correspond to different CPE and CMR (TIM1_DBRx); When CST is in 001~111 state, timer1 will automatically take over the enablement CMP0/1/2 and decide the switch of comparator according to the CPE of corresponding state When CST is in 001~110 state, it will automatically increase by 1 circularly when the writing sequence event is triggered</p> <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>CST</th> <th>TIM1_DBRx</th> <th>CST</th> <th>TIM1_DBRx</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>0</td> <td>100</td> <td>TIM1_DBR4</td> </tr> <tr> <td>001</td> <td>TIM1_DBR1</td> <td>101</td> <td>TIM1_DBR5</td> </tr> <tr> <td>010</td> <td>TIM1_DBR2</td> <td>110</td> <td>TIM1_DBR6</td> </tr> <tr> <td>011</td> <td>TIM1_DBR3</td> <td>111</td> <td>TIM1_DBR7</td> </tr> </tbody> </table>	CST	TIM1_DBRx	CST	TIM1_DBRx	000	0	100	TIM1_DBR4	001	TIM1_DBR1	101	TIM1_DBR5	010	TIM1_DBR2	110	TIM1_DBR6	011	TIM1_DBR3	111	TIM1_DBR7
CST	TIM1_DBRx	CST	TIM1_DBRx																			
000	0	100	TIM1_DBR4																			
001	TIM1_DBR1	101	TIM1_DBR5																			
010	TIM1_DBR2	110	TIM1_DBR6																			
011	TIM1_DBR3	111	TIM1_DBR7																			

16.4.6 TIM1_IER (0x406D)

Table 16-7 TIM1_IER (0x406D)

Bit	7	6	5	4	3	2	1	0
Name	T1UPD	T1MAME	T1ADIE	T1BOIE	T1RUIE	T1WTIE	T1PDIE	T1BDIE
Type	W.	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	T1UPD	When OPS=00, the software writes 1 to UPD to trigger data transfer. This bit can write only and is unreadable, and the hardware automatically clears it after writing 1 to it
[6]	T1MAME	<p>Manual mode enable When enabled, the base counter and reload counter will act as separate counters. The details are: TIM1_BCNTNTR of the base counter will be cleared by counter overflow interrupt instead of TIM1_CR2[T1BRS] TIM1_CR0[T1RCEN] will not be cleared or set to 1 automatically, and</p>

		<p>only operated by software</p> <p>TIM1__RCNTR of the reload counter can only be cleared by the reload counter overflow event</p> <p>TIM1__RARR of the reload counter will not be updated automatically, and only operated by software</p> <p>0: Disable</p>
[5]	RSV	<p>ADC position detected interrupt enable</p> <p>0: Disable</p> <p>1: Enable</p>
[4]	T1BOIE	<p>Enable overflow interrupt of basic timer</p> <p>0: Disable overflow interrupt</p> <p>1: Enable overflow interrupt</p>
[3]	T1ROIE	<p>Enable overflow interrupt of reload timer</p> <p>0: Disable overflow interrupt of reload timer</p> <p>1: Enable overflow interrupt of reload timer</p>
[2]	T1WTIE	<p>Enable write sequence interrupt</p> <p>0: Disable writing timing interrupt</p> <p>1: Enable writing timing interrupt</p>
[1]	T1PDIE	<p>Enable position detection interrupt</p> <p>0: Disable position detection interrupt</p> <p>1: Enable position detection interrupt</p>
[0]	T1BDIE	<p>Freewheeling mask end interrupt enable</p> <p>0: Disable comparison interrupts</p> <p>1: Enable to comparison interrupts</p>

16.4.7 TIM1_SR (0x406E)

Table 16-8 TIM1_SR (0x406E)

Bit	7	6	5	4	3	2	1	0
Name	RSV		T1ADIF	T1BOIF	T1ROIF	T1WTIF	T1PDIF	T1BDIF
Type	R	R	R/W0	R/W0	R/W0	R/W0	R/W0	R/W0
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:6]	RSV	Reserved
[5]	T1ADIF	<p>ADC detection interrupt flag</p> <p>When a position detection event is generated, this bit is set to 1 by the hardware. It is cleared by the software.</p> <p>0: No event occurred;</p> <p>1: Location detection event occurred.</p>
[4]	T1BOIF	<p>Overflow interrupt flag of basic timer</p> <p>When the basic timer counts up, an overflow event occurs when the value of the TIM1_BCNTNTR register matches the value of the TIM1_BARR register. If TIM1_CR1[T1FORC]=1, TIM1_BCNTNTR is cleared, otherwise,</p>

		<p>TIM1_BCNTR continues to count. This bit is set by hardware, it is cleared by software.</p> <p>Note: to clear TIM1_BCNTR in the interrupt, write UPD or TIM1_CR4 when TIM1_CR2[T1BRS]=0</p> <p>0: no event occurred;</p> <p>1: overflow event occurred.</p>
[3]	T1ROIF	<p>Overflow interrupt flag of reload timer</p> <p>When the reload timer counts up and the value of the TIM1_RCNTR register matches the value of the TIM1_RARR register, an overflow event occurs and the value of TIM1_RCNTR is cleared. The bit is set by the hardware and it is cleared by the software.</p> <p>0: no event occurred;</p> <p>1: overflow event occurred.</p>
[2]	T1WTIF	<p>Writing timing interrupt flag</p> <p>When the TIM1_DBRH/TIM1_DBRL register is transferred to the TIM1_DRH/TIM1_DRL register, the bit is set by hardware and is cleared by software.</p> <p>Note: when OPS=00, the software writes 1 to WTIF, which will generate a write event.</p> <p>0: no event occurred;</p> <p>1: write timing occurred.</p>
[1]	T1PDIF	<p>Position detection interrupt flag</p> <p>Position detection event interrupt occurs when the input (TI2, TI1, TI0) matches the TIM1_DBRx[CPE] corresponding to the current state TIM1_CR4[CST]. The bit is set by hardware. It clears by software.</p> <p>0: no event occurred;</p> <p>1: location detection event occurred.</p>
[0]	T1BDIF	<p>Freewheeling mask end interrupt flag</p> <p>After commutation, freewheeling mask starts. When the mask ends, the bit is set by hardware and is cleared by software.</p> <p>0: no event occurred;</p> <p>1: the event occurred</p>

16.4.8 TIM1_BCOR (0x4070, 0x4071)

Table 16-9 TIM1_BCORH (0x4070)

Bit	7	6	5	4	3	2	1	0
Name	TIM1_BCORH							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 16-10 TIM1_BCORL (0x4071)

Bit	7	6	5	4	3	2	1	0
Name	TIM1_BCORL							

Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	TIM1_BCOR	Capture the basic timer count after filter TIM1_BCCR filtered value, that is, the 60-degree benchmark value Note: when the user initializes the 60-degree benchmark value, TIM1_BCCR and TIM1_BCOR should be initialized simultaneously. When configuring TIM1_BCCR, the 60 degree benchmark value can be directly written into TIM1_BCCR. When configuring TIM1_BCOR, please follow these steps: T1CFLT=00,60 degree reference value; T1CFLT=01,60 degree reference value /2; T1CFLT=10,60 degree reference value /4; T1CFLT=11,60 degree reference value /8.

16.4.9 TIM1_DBRx (x=1~7) (0x4074+2*x,0x4075*x+2*x)

TIM1_DBRx(x=1~7) corresponds to the data when CST=1/2/3/4/5/6, respectively. Take TIM1_DBR1 as an example of TIM1_DBRx register.

Table 16-11 TIM1_DBR1H (0x4074)

Bit	7	6	5	4	3	2	1	0
Name	RSV	T1CPE			T1WHP	T1WLP	T1VHP	T1VLP
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 16-12TIM1_DBR1L (0x4075)

Bit	7	6	5	4	3	2	1	0
Name	T1UHP	T1ULP	T1WHE	T1WLE	T1VHE	T1VLE	T1UHE	T1ULE
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description												
[15]	RSV	Reserved												
[14:12]	T1CPE	Select TI0/TI1/TI2 input edge polarity and comparator enablement These bits are used to select the polarity of the input edge used for position detection and the enablement of the corresponding comparator. Position detection is triggered according to the polarity of the input edge set by these bits.												
		<table border="1"> <thead> <tr> <th>CPE</th> <th>Description</th> <th>CPE</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>0</td> <td>100</td> <td>Detect U phase descent edge, enable U phase corresponds to the comparator</td> </tr> <tr> <td>001</td> <td>Detect the U phase rise edge,</td> <td>101</td> <td>Detect W phase rising edge,</td> </tr> </tbody> </table>	CPE	Description	CPE	Description	000	0	100	Detect U phase descent edge, enable U phase corresponds to the comparator	001	Detect the U phase rise edge,	101	Detect W phase rising edge,
CPE	Description	CPE	Description											
000	0	100	Detect U phase descent edge, enable U phase corresponds to the comparator											
001	Detect the U phase rise edge,	101	Detect W phase rising edge,											

			enable U phase corresponds to the comparator		enable W phase corresponds to the comparator
		010	Detect the W phase descent edge, enable W phase corresponds to the comparator	110	Detect the V phase descent edge, enable V phase corresponds to the comparator
		011	Detect V phase rise edge, enable V phase corresponds to the comparator	111	Detect three-phase double-edge, enable three-phase comparators
[11]	T1WHP	Enable W phase upper bridge output 0: high level effective 1: low level effective			
[10]	T1WLP	W phase lower bridge output polarity 0: high level effective 1: low level effective			
[9]	T1VHP	Enable V phase upper bridge output 0: high level effective 1: low level effective			
[8]	T1VLP	V phase lower bridge output polarity 0: high level effective 1: low level effective			
[7]	T1UHP	Enable U phase upper bridge output 0: high level effective 1: low level effective			
[6]	T1ULP	U phase lower bridge output polarity 0: high level effective 1: low level effective			
[5]	T1WHE	Enable W phase upper bridge output 0: off -- disable output 1: on -- enable output Note: when WLE and WHE are both 1, U phase upper and lower bridges complement the output, and the output is automatically inserted into the dead zone.			
[4]	T1WLE	Enable W phase lower bridge output 0: off -- disable output 1: on -- enable output Note: when both WLE and WHE are 1, the upper and lower bridges of the W phase complement the output, and the output is automatically inserted into the dead zone.			
[3]	T1VHE	Enable V phase upper bridge output 0: off -- disable output 1: on -- enable output Note: when both VLE and VHE are 1, the upper and lower bridges of V phase complement each other and the output is automatically inserted into the dead zone.			
[2]	T1VLE	Enable V phase lower bridge output			

		0: close -- disable output 1: enable -- enable output Note: when both VLE and VHE are 1, the upper and lower bridges of V phase complement each other and the output is automatically inserted into the dead zone.
[1]	T1UHE	Enable U phase upper bridge output 0: close -- disable output 1: enable -- enable output Note: when ULE and UHE are both 1, the upper and lower bridges of the U phase complement each other and the output is automatically inserted into the dead zone.
[0]	T1ULE	Enable U phase lower bridge output 0: close -- disable output 1: enable -- enable output Note: when ULE and UHE are both 1, the upper and lower bridges of the U phase complement each other and the output is automatically inserted into the dead zone.

16.4.10 TIM1_BCNTR (0x4082,0x4083)

Table 16-13 TIM1_BCNTRH (0x4082)

Bit	7	6	5	4	3	2	1	0
Name	TIM1_BCNTRH							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 16-14 TIM1_BCNTRL (0x4083)

Bit	7	6	5	4	3	2	1	0
Name	TIM1_BCNTRL							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	TIM1_BCNTR	The counter value of the basic timer used for counting the commutation time of 60 degrees. Note: TIM1_BCNTR only selects the reset source according to TIM1_CR2[T1BR5]. The overflow of TIM1_BCNTR does not cause a recount of TIM1_BCNTR.

16.4.11 TIM1_BCCR(0x4084,0x4085)

Table 16-15 TIM1_BCCRH(0x4084)

Bit	7	6	5	4	3	2	1	0
Name	TIM1_BCCRH							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 16-16 TIM1_BCCRL (0x4085)

Bit	7	6	5	4	3	2	1	0
Name	TIM1_BCCRL							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	TIM1_BCCR	Captures the base timer count value When the basic timer is reset because of the position detection event or writing timing event the pre-reset count value is stored in the BCCR register.

16.4.12 TIM1_BARR (0x4086,0x4087)

Table 16-17 TIM1_BARRH (0x4086)

Bit	7	6	5	4	3	2	1	0
Name	TIM1_BARRH							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 16-18 TIM1_BARRL (0x4087)

Bit	7	6	5	4	3	2	1	0
Name	TIM1_BARRL							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	TIM1_BARR	Automatic reload value of the basic timer When the counter value of the basic timer is equal to the value of the BARR register, the overflow interrupt occurs and the counter value is set to 0

16.4.13 TIM1_RARR (0x4088,0x4089)

Table 16-19 TIM1_RARRH (0x4088)

Bit	7	6	5	4	3	2	1	0
Name	TIM1_RARRH							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 16-20 TIM1_RARRL (0x4089)

Bit	7	6	5	4	3	2	1	0
Name	TIM1_RARRL							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	TIM1_RARR	Automatic reload value of the reload timer Overflow interrupts occur when the value of the reload timer is equal to the value of the RARR register and the value of the counter is set to 0

16.4.14 TIM1_RCNTR (0x408A,0x408B)

Table 16-21 TIM1_RCNTRH (0x408A)

Bit	7	6	5	4	3	2	1	0
Name	TIM1_RCNTRH							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 16-22 TIM1_RCNTRL (0x408B)

Bit	7	6	5	4	3	2	1	0
Name	TIM1_RCNTRL							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	TIM1_RCNTR	The counter value of reload timer used for counting the freewheeling mask time and interval between ZCP and commutation

16.4.15 TIM1_ITRIP (0x4098,0x4099)

Table 16-23 TIM1_ITRIPH (0x4098)

Bit	7	6	5	4	3	2	1	0
Name	TIM1_ITRIP[15:8]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Table 14-24 TIM1_ITRIPL (0x4099)

Bit	7	6	5	4	3	2	1	0
Name	TIM1_ITRIP[7:0]							
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	TIM1_ITRIP	Filtered bus current The core module sampled the bus current and filtered it for use by the software. The default ADC channel 4 The value range is (0,32767)

16.4.16 TIM1__UCOP (0x408C, 0x408D)

Table 14-25 TIM1__UCOPH(0x408C)

Bit	15	14	13	12	11	10	9	8
Name	TIM1__UCOP[15:8]							
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 14-26 TIM1__UCOPL(0x408D)

Bit	7	6	5	4	3	2	1	0
Name	TIM1__UCOP[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	TIM1__UCOP	ADC sample value of active phase voltage

16.4.17 TIM1__UFLP (0x408E, 0x408F)

Table 14-27 TIM1__UFLPH(0x408E)

Bit	15	14	13	12	11	10	9	8
Name	TIM1__UCOP[15:8]							
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 14-28 TIM1__UFLPL(0x408F)

Bit	7	6	5	4	3	2	1	0
Name	TIM1__UCOP[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	TIM1__UFLP	ADC sample value of floating phase voltage (second-highest bit alignment)

16.4.18 TIM1__URES (0x4090, 0x4091)

Table 14-29 TIM1__URESH(0x4090)

Bit	15	14	13	12	11	10	9	8
Name	TIM1__URES[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 14-30 TIM1__URES[7:0](0x4091)

Bit	7	6	5	4	3	2	1	0
Name	TIM1__URES[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	TIM1__URES	Calculation result of ADC position detection formula, Q15 format

16.4.19 TIM1__UIGN (0x4092, 0x4093)

Table 14-31 TIM1__UIGNH(0x4092)

Bit	15	14	13	12	11	10	9	8
Name	TIM1__UIGN[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 14-32 TIM1__UFLPL(0x4093)

Bit	7	6	5	4	3	2	1	0
Name	TIM1__UIGN[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	TIM1__UIGN	When the ADC sampling value of the active phase voltage is less than this value, no calculation will be performed

16.4.20 TIM1__KF (0x4094, 0x4095)

Table 14-33 TIM1__KFH(0x4094)

Bit	15	14	13	12	11	10	9	8
Name	TIM1__KF[15:8]							
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 14-34 TIM1__KFL(0x4095)

Bit	7	6	5	4	3	2	1	0
Name	TIM1__KF[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	TIM1__KF	ADC position detection coefficient when the floating phase voltage drops Range [0,32767]

16.4.21 TIM1__KR (0x4096, 0x4097)

Table 14-35 TIM1__KRH(0x4096)

Bit	15	14	13	12	11	10	9	8
Name	TIM1__KR[15:8]							
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Reset	0	0	0	0	0	0	0	0
-------	---	---	---	---	---	---	---	---

Table 14-36 TIM1__KRL(0x4097)

Bit	7	6	5	4	3	2	1	0
Name	TIM1__KR[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	TIM1__KR	ADC position detection coefficient when the floating phase voltage rises Range [0,32767]

16.4.22 EXT0 (0x40f0)

Table 16-37 EXT0 (0x40f0)

Bit	7	6	5	4	3	2	1	0
Name	RSV		FAE N	MOEMD 2	T1COM_M D	CMPXO_P1 1	TIM4_C T	EXT0_P1 1
Type	R/W		R/W	R/W	R/W	R/W	R/W	R/W
Reset	0		0	0	0	0	0	0

Bit	Name	Description
[7:6]	RSV	Reserved
[5]	FAEN	CMP_SAMR expands 4 times enable 0:Disable 1:Enbale
[4]	MOEMD2	10us gear enable of MOE wave by wave current limiting (MOEMD 1X) 0:Disable 1:Enbale
[3]	T1COM_MD	Square wave uses ADC to enable continuous current shielding 0:Disable, shielding freewheeling without ADC 1:Enbale, shielding freewheeling with ADC (configure TIM1_CR1[BSEL]≥1)
[2]	CMPXO_P11	CMP output function transfer 0:P07 1:P11
[1]	TIM4_CT	DBG/Timer4 function transfer 0:P01 1:P06
[0]	EXT0_P11	P11 INT0 Enbale 0:Disable 1:Enbale

17 TIM2

17.1 TIM2 Operation

TIM2 has 4 working modes:

1. Output mode: generate PWM output waveform
2. Input timer mode: detect the high and low level duration of input PWM, which can be used to calculate the duty cycle of PWM
3. Input counter mode: the time it takes to detect the specified number of PWM
4. QEP&RSD mode: orthogonal encoder & direct wind detection

TIM2 mainly includes:

1. The 3-bit programmable frequency divider divides the counting clock of the basic counter
2. A 16-bit upward counting base counter whose counting clock source is the output of the clock controller
3. A 16-bit up-down counter used to input counter mode and QEP&RSD mode. The counter clock source is the effective edge of the external input signal
4. Input filter module
5. Edge detection module
6. The output module generates PWM
7. Interrupt event generation

17.1.1 Clock Controller

The clock controller is used to generate the counting clock source of the basic timer. The counting clock is divided by the predivider. The predivider is based on an 8-bit counter controlled by a 3-bit register PSC. 8 divider coefficients can be selected. The clock source is the internal clock. Since there is no buffer in this control register, the divider coefficient changes immediately, so the divider coefficient should be updated when the basic timer does not work.

The frequency of the counter can be calculated by the following formula:

$$f_{CK_CNT} = f_{CK_PSC} / T2PSC$$

Suppose the MCU clock is 24MHz (41.67ns)

Table 17-1 Register T2PSC different values correspond to different clock frequencies

T2PSC	Coefficient (16bit)	CLK (Hz)
000	0x01	24 M
001	0x02	12 M
010	0x04	6 M
011	0x8	3 M
100	0x10	1.5 M
101	0x20	750 k
110	0x40	375 k
111	0x80	187.5 K

17.1.2 Reading, Writing, and Counting of TIM2_CNTR

TIM2_CNTR counts only when T2CEN=1. The software writes TIM2_CNTR to change the register value

directly, so the software needs to write when the count is not enabled. When the software reads TIM2_CNTR, it reads the high byte first, and the hardware will synchronously cache the low byte at this moment. When the software reads the low byte, it will read the cached data.

17.1.3 The Output Mode

If configure the T2MOD=01B of the TIM2_CR0 register, TIM2 works in output mode.




Figure 17-1 Schematic diagram of output mode

The output mode generates an output signal based on the T2OCM of the TIM2_CR0 register and the comparison result, and generates the corresponding interrupt.

17.1.3.1 The Reading and Writing of TIM2_ARR/TIM2_DR

In output mode, TIM2_ARR/TIM2_DR contains the preloaded registers and shadow registers. When the software writes the TIM2_ARR/TIM2_DR register, the data is saved in the preloaded register and passed to the shadow register when the overflow event T2IF or the counter is not working (T2CEN=0).

TIM2_ARR/TIM2_DR is a 16-bit register. The software needs to write high byte first, and then write low byte. The hardware guarantees that the data in the preloaded register will not be updated to the shadow register after the high byte is written to and before the low byte is written.

17.1.3.2 High/Low Level Output Mode

Configure T2OCM=0 of TIM2_CR0 register, TIM2_DR=TIM2_ARR, and output comparison signal TIM2_OC is always at low level; configure T2OCM=1 of TIM2_CR0 register, TIM2_DR= IM2_ARR, and output comparison signal TIM2_OC is always at high level;

It should be noted that only by configuring TIM2_DR=TIM2_ARR can achieve the effect of long-term high/low output. Configuring TIM2_DR=0 will have a pulse of 1 clock cycle.

17.1.3.3 PWM Mode

PWM mode determines the PWM cycle according to TIM2_ARR, and TIM2_DR determines the duty cycle, which is equal to $TIM2_DR/TIM2_ARR \times 100\%$. T2OCM=0 of the TIM2_CR0 register is configured, and output low level based on the comparison result between the TIM2_DR register and the value TIM2_CNTR ($TIM2_CNTR \leq TIM2_DR$). T2OCM=1 of the TIM2_CR0 register is configured, and output high level based on the comparison result between the TIM2_DR register and the value TIM2_CNTR ($TIM2_CNTR \leq TIM2_DR$).

17.1.3.4 Interrupt Event

- A) when $TIM2_CNTR = TIM2_DR$, a comparematching event is generated. The T2IR of the TIM2_CR1 register is set as an interrupt flag, and then the counter continues to count;
- B) when $TIM2_CNTR = TIM2_ARR$, the overflow event is generated, the T2IF of register TIM2_CR1 is set

as an interrupt flag, and TIM2_CNTR is cleared and counts again.




Figure 17-2 Output waveform in output mode

17.1.4 Input Signal Filtering and Edge Detection




Figure 17-3 block diagram of input signal filtering and edge detection

The input signal of Timer2 comes from P0.7 or P1.0, set by PH_SEL[T2SEL] and PH_SEL [T2SSEL]. The input can be selected for noise filtering. Edge detection module detects the rising edge and falling edge of input for the use of the next module.




Figure 17-4 timing diagram of filtering module

Filter circuit fixed filter pulse width of 4 clock period of input noise. Set TIM2_CR1[T2FE] = 1 the filtered signal will delay about 4~5 clock cycles compared with the signal before filtered.

17.1.5 Input Timer Mode

Configure the T2MOD=00B of the TIM2_CR0 register. TIM2 works in the input timer mode.




Figure 17-5 Input timer mode principle block diagram

Input timer mode to detect PWM signal pulse width and the duration of one cycle (according to T2CES=0, select two adjacent ascending edges as one cycle, and the ascending edge to the descending edge as the pulse width (high level pulse width); T2CES=1 select two adjacent descending edges as one period, and the descending edge to the ascending edge as the pulse width (low level pulse width)). TIM2_DR and TIM2_ARR are written into TIM2_CNTR respectively. Input signal can be filtered or not;




Figure 17-6 Timing diagram of input timer mode (T2CES=0)

Taking T2CES=0 as an example, T2CEN = 1 of TIM2_CR1 register is configured. The counter can be enabled, the counter can be counted upward. When the timer detects the first ascending edge of input (the descending edge is invalid), TIM2_CNTR is reset and counted again.

When the descending edge of the input is detected, that is, the input high level detection is completed. At this time, the value of TIM2_CNTR is saved into TIM2_DR. Meanwhile, the T2IR of the register TIM2_CR1 is set and TIM2_CNTR continues to count.

When the second ascending edge of the input is detected, and when a PWM cycle of the input is detected, the value of TIM2_CNTR is saved into TIM2_ARR at this time. Meanwhile, the T2IP of register TIM2_CR1 is set to 1, and TIM2_CNTR is cleared and counted again.

When the timer has not detected the second ascending edge of the input, the count value TIM2_CNTR reaches 0xFFFF, an overflow event occurs, the T2IF of the TIM2_CR1 register is set to 1, TIM2_CNTR is cleared, and TIM2_CNTR is counted again.

17.1.6 Input Counter Mode

Configure the T2MOD=10B of the TIM2_CR0 register. TIM2 works in input counter mode.




Figure 17-7 Schematic diagram of input counter mode

In input counter mode, TIM2_DR contains the preloaded and shadow registers. When the software writes the TIM2_DR register, the data is saved in the preloaded register and passed to the shadow register when the matching event T2IP, the overflow event T2IF, or the counter is not working (T2CEN=0). TIM2_DR is a 16-bit register. The software needs to write high byte first and then write low byte. The hardware guarantees that the data in the preload register will not be updated to the shadow register after the high byte is written to and before the low byte is written.

Input counter mode to detect the time required for the specified number of PWM, and save TIM2_CNTR of the basic counter into TIM2_ARR; input signal can be filtered or not; If T2CES=1 of the TIM2_CR0 register is configured, the rising edge of the input signal is used as the effective counting edge of the special counter, while the descending edge of the input signal is used as the effective edge.




Figure 17-8 Input counter mode timing

Configure T2EN = 1 of TIM2_CR1 register, the counter can be enabled, the counter will be counted up. When the timer detects the first valid edge of input, TIM2_CNTR will be reset and the counter will be recounted.

Whenever the timer detects a valid edge, the count value of the dedicated counter CCNTR plus one; TIM2_DR sets the target value for detecting the number of PWM. When the count value of the special counter reaches the target value, the count value of the basic counter TIM2_CNTR is saved into TIM2_ARR, and the T2IP of the register TIM2_CR1 is set. TIM2_CNTR and TIM2_CCNTR are cleared and recounted.

When the number of PWM input detected has not yet reached the target value, the count value TIM2_CNTR has reached 0xFFFF, overflow event occurs, and the T2IF of TIM2_CR1 register is set. TIM2_CNTR is

cleared, CCNTR is not cleared, TIM2_CNTR counts from zero, CCNTR continues to count after the previous value.

17.1.7 QEP&RSD Mode

Configure the T2MOD=11B of the TIM2_CR0 register to let TIM2 work in QEP&RSD mode.




Figure 17-9 Schematic diagram of QEP&RSD mode

QEP&RSD mode obtains relative position, direction and speed information by detecting orthogonal input of two channels GP07 and GP10 (QEP mode, the phase of the two inputs is generally 90 degrees) or CMP0 and CMP4 (RSD mode, the phase of the two inputs is generally 60 degrees) as input, e is sent into the orthogonal decoding module after filtering modul, the effective count along and direction T2DIR, direction change will produce T2IR interrupt flag.




Figure 17-10 Timing diagram of QEP mode (the phase of orthogonal input in RSD mode is different from that in QEP mode)

The dedicated counter is an up or down, counting clock is the effective edge of orthogonal coding module output. If T2DIR=0, the direction is positive, counting up, as effective edges approach, the counter add 1; if T2DIR=1, the direction is negative, counting down, as effective edges approach, the counter minus 1. The dedicated counter can be cleared by external interrupt INT1. The mechanical zero point of the encoder connects to any port the external interrupt 1, enabling INT1 interrupt, configure T2CES=1 at the same time, when the external interrupt 1, the current value of dedicated counter is saved into TIM2__DR, the dedicated

counter resets at the same time. After the dedicated counter counts from 0 to 65535 it is cleared automatically, after counting from 65535 to 0, it is set to 65535 automatically. Read the register TIM2_CNTR to get the dedicated counter value.

The base counter is an up counter with a counting clock that can be divided to record the time of two valid counting edges. When the effective edge comes along, the current count value of the base counter is stored in TIM2_ARR, while the base counter is cleared and the T2IP interrupt flag is generated. When the base counter counts to 0xFFFF, the count overflows and the T2IF interrupt flag is generated.

17.1.7.1 RSD Comparator Sampling




Figure 17-11 PWM ON sampling mode

The interference reflected by PWM output to the comparator has a delay relative to the hopping edge of PWM, which is mainly affected by the following factors: the size of the driving resistance, the switching speed of MOS, the setting of the input delay and hysteresis of the comparison, and the delaytime in the figure is the delaytime between the IC output level and the level detected by the comparator. When conducting high level sampling, the sampling interval should be surrounded by the actual high level read on the comparator, and the delay time CSOND is first set to overcome the delay and the oscillation of the MOS switch. At the same time, if the value of CSOFFD is not set, the end time of the sampling interval is the delay CSOND after the falling edge of PWM output wave. At this time, the actual sampling window has jumped out of the time corresponding to the high level (PWM of CMP) on the comparator, so setting the value of CSOFFD makes the actual sampling window close after the falling edge of PWM out wave is delayed Toffdelay ($Toffdelay=CSOND- CSOFFD$)




Figure 17-12 PWM OFF sampling mode

Similarly, when performing low level sampling, the sampling interval should be surrounded by the low level actually read on the comparator, and the delay time CSOND is first set to overcome the delay and the

oscillation of the MOS switch. At the same time, if the value of CSOFFD is not set, the end time of the sampling interval is the delay CSOND after the rising edge of PWM output wave. At this time, the actual sampling window has jumped out of the time corresponding to the low level (PWM of CMP) on the comparator. Therefore, setting the value of CSOFFD makes the actual sampling window close after the rising edge of PWM out wave is delayed Toffdelay ($Toffdelay=CSOND- CSOFFD$).

Measure the delay of PWM output to the comparator: set the SAMSEL=00 of CMP_CR3 register to forbid the comparator's sampling function, set the CMPSEL of CMP_CR3 register to output the comparator's comparison value, enable PWM output and comparator, manually rotate the motor to flip the comparator value, and measure the delay between PWM output and the comparator's output.

17.1.8 Step Mode




Figure 17-13 Principle block diagram of step mode

Step mode detects the input of two channels to obtain relative position, direction and speed information. GP10 as the direction input, GP07 as the pulse input, select the ascending edge or descending edge as the effective edge according to T2CES. After filtering module, it is sent into the decoding module to get the effective counting edge and direction T2DIR. If the direction changes, T2IR interrupt flag will be generated (note: T2DIR and T2IR only will change when the effective edge of GP07 arrives after GP10 is changed. If you want to generate the interrupt as soon as GP10 changes, you need to use an external interrupt 1)




Figure 17-14 Timing diagram of step mode

The dedicated counter is an up-down counter. This count clock is a valid count edge outputted by the encoding

module. If GP10 = 0, when the valid edge of GP07 comes, T2DIR = 0; at this time, the direction is positive, count up, and the counter is incremented by one. If GP10 = 1, when the valid edge of GP07 comes, T2DIR = 1, at this time, the direction is reverse, count down and the counter decrements by one. The dedicated counter is automatically cleared after it is incremented from 0 to 65535; it is automatically set to 65535 after it is decremented from 65535 to 0. Read the value of register TIM2_CNTR to get the value of the dedicated counter.

The basic counter is an up counter. This count clock can be divided to record the time of two valid count edges. When a valid count edge comes, the current count value of the basic counter is stored in TIM2_ARR, and the counter is cleared, and an interrupt flag T2IP is generated. When the basic counter reaches 0xFFFF, the count overflows and the interrupt flag T2IF is generated.

17.2 TIM2 Register

17.2.1 TIM2_CR0 (0xA1)

Table 17-2 TIM2_CR0 (0xA1)

Bit	7	6	5	4	3	2	1	0
Name	T2PSC			T2OCM	T2IRE	T2CES	T2MOD	
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:5]	T2PSC	Counter clock frequency division selection These bits are used to perform N frequency division on the MCU clock as the counting clock of the basic counter. It is assumed that the MCU clock is 24MHz (41.67ns). 000:0x1 (24MHz) 001:0x2 (12MHz) 010:0x4 (6MHz) 011:0x8 (3MHz) 100:0x10 (1.5Mhz) 101:0x20 (750kHz) 110:0x40 (375kHz) 111:0x80 (187.5kHz)
[4]	T2OCM	Output mode: compare mode selection 0:TIM2_CNTR≤TIM2_DR, output 0;TIM2_CNTR >TIM2_DR, output 1 1:TIM2_CNTR≤TIM2_DR, output 1;TIM2_CNTR>TIM2_DR, output 0 Input counter mode: none Input timer mode: none QEP&RSD mode & step mode: mode selection 0: QEP&RSD mode 1: step mode
[3]	T2IRE	Output mode: compare matched interrupt enablement Input timer mode: pulse width detection interrupt enablement Input counter mode: none QEP&RSD mode & step mode: direction change interrupt enablement 0: disable event interrupt; 1: enable event interrupt
[2]	T2CES	Input timer mode: cycle edge selection 0: the interval of adjacent two rising edges is used as a period, and the interval between

		<p>rising edge and the falling edge is used as a pulse width (high level pulse width). 1: the interval of adjacent two falling edges is used as a period, and the interval between falling edge and the rising edge is used as a pulse width (low level pulse width). Input counter mode & step mode: count valid edge selection 0: count the descending edge 1: counting the rising edge QEP&RSD mode: external interrupt 1 (zero) disable pulse counter 0: Disable 1: Enable</p>
[1:0]	T2MOD	<p>Mode selection 00: input timer mode 01: output mode 10: input counter mode 11: QEP&RSD mode & step mode</p>

17.2.2 TIM2_CR1 (0xA9)

Table 17-3 TIM2_CR1 (0xA9)

Bit	7	6	5	4	3	2	1	0
Name	T2IR	T2IP	T2IF	T2IPE	T2IFE	T2FE	T2DIR	T2EN
Type	R/W0	R/W0	R/W0	R/W0	R/W	R/W	R	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	T2IR	<p>Output pattern: compare matching flag This bit is set by hardware when the counter value of TIM2_CNTR matches the comparison value TIM2_DR. It is cleared by software. Input timer mode: pulse width detection flag. Timer detects the input pulse width (select counting from the rising edge to the falling edge or from the falling edge to the rising edge depending on T2CES), which is set by hardware. It's cleared by software. Input counter mode: none QEP&RSD mode & step mode: direction change marker 0: no event occurred; 1: the event occurred.</p>
[6]	T2IP	<p>Output mode: none Input timer mode: PWM cycle detection flag Timer detects the input of a PWM cycle (select counting from the rising edge to the rising edge or from the falling edge to the falling edge depending on T2CES). The bit is set by hardware 1. It is cleared by software. Input counter mode: input PWM count matching flag When the number of input PWM reaches the value of TIM2_DR, the bit is set by hardware. It is cleared by software. QEP&RSD mode & step mode: the valid input edge change interrupt flag</p>

		<p>When the input edge is a valid edge, the bit is set by hardware. It is cleared by software.</p> <p>0: no event occurred; 1: the event occurs.</p>
[5]	T2IF	<p>Output mode: overflow mark on counter When the counter value of TIM2_CNTR matches the comparison value of TIM2_ARR, TIM2_CNTR is cleared, and the bit is set by hardware. It is cleared by software.</p> <p>Input timer mode: overflow mark on counter Timer has not detected the input of a PWM cycle (that is, select counting from the rising edge to the rising edge or from the falling edge to the falling edge depending on T2CES), and the counter value of TIM2_CNTR is added to 0xFFFF to generate the overflow event, TIM2_CNTR is cleared, and the bit is set by hardware. It is cleared by software.</p> <p>Input counter mode: overflow mark on basic counter When the number of PWM input has not reached the value of TIM2_DR, and the value of the basic counter of TIM2_CNTR is added to 0xFFFF, the overflow event is generated, and TIM2_CNTR is cleared, which is set by hardware. It is cleared by software.</p> <p>QEP&RSD mode & step mode: overflow mark on basic counter When the base counter is incremented to 0xFFFF, an overflow event occurs and the basic counter is cleared, and it is set by the hardware to 1. It is cleared by software.</p> <p>0: no event occurred 1: the event occurred</p>
[4]	T2IPE	<p>Output mode: none</p> <p>Input timer mode: enable PWM cycle detect interrupt</p> <p>Input counter mode: enable input PWM count matching interrupt</p> <p>QEP&RSD mode & step mode: input effective edge change interrupts enablement</p> <p>0: disable event interrupt 1: enable event interrupt</p>
[3]	T2IFE	<p>Output mode: overflow interrupt enabled on counter</p> <p>Input timer mode: enable overflow interrupt of counter</p> <p>Input counter mode: enable the overflow interrupt of basic counter</p> <p>QEP&RSD mode & step mode: enable overflow interrupt of basic counter</p> <p>0: disable update event interrupt 1: enable update event interrupt</p>
[2]	T2FE	<p>Enable input noise filtering</p> <p>When the noise pulse width is less than 4 clock cycles, the noise will be filtered out. Assuming that the MCU clock is 24MHz(41.67ns), the filter pulse width is 166.67ns</p> <p>0: no filtering function 1: enable filtering function</p>
[1]	T2DIR	<p>Only for QEP&RSD& step mode: current direction</p> <p>0: forward 1: reverse</p>
[0]	T2EN	<p>Counter enable</p> <p>0: disable counters</p>

		1: enable counter
--	--	-------------------

17.2.3 PI_LPF_CR (0xF9)

Table 17-4 PI_LPF_CR (0xF9)

Bit	7	6	5	4	3	2	1	0	
Name	T2SS	RSV				PIRANGE	PISTA	LPFSTA	
Type	R/W	-	-	-	-	R/W	R/W	R/W	
Reset	0	-	-	-	-	0	0	0	

Bit	Name	Description
[7]	T2SS	TIM2 stepper motor mode input mode selection 0: P10 is the direction and P07 is the pulse count 1: P10 is the reverse pulse count, P07 is the positive pulse count
[3]	RSV	Reserved
[2:0]		See Table 12-1

17.2.4 TIM2_CNTR (0xAA,0xAB)

Table 17-5 TIM2_CNTRH (0xAB)

Bit	7	6	5	4	3	2	1	0
Name	TIM2_CNTRH							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 17-6 TIM2_CNTRL (0xAA)

Bit	7	6	5	4	3	2	1	0
Name	TIM2_CNTRL							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	TIM2_CNTR	Output mode/input timer mode/input counter mode: the counter value of the basic counter QEP&RSD mode & step mode: the count value of a dedicated counter It will be cleared automatically when TIM2_CNTR counts to 0xFFFF

17.2.5 TIM2_DR (0xAC,0xAD)

Table 17-7 TIM2_DRH (0xAD)

Bit	7	6	5	4	3	2	1	0
Name	TIM2_DRH							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 17-8 TIM2_DRL (0xAC)

Bit	7	6	5	4	3	2	1	0
Name	TIM2_DRL							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	TIM2_DR	Output mode: compare matching values (software write) Input timer mode: the count value of the input pulse width (select counting from the rising edge to the falling edge or from the falling edge to the rising edge depending on T2CES) (written by hardware) Input counter mode: the number of input PWM (written by software) QEP&RSD mode: when T2CES=1, when external interrupt 1 (zero) arrives, the value of the dedicated counter (written by hardware) Step mode: none

17.2.6 TIM2_ARR (0xAE,0xAF)

Table 17-9 TIM2_ARRH (0xAF)

Bit	7	6	5	4	3	2	1	0
Name	TIM2_ARRH							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 17-10 TIM2_ARRL (0xAE)

Bit	7	6	5	4	3	2	1	0
Name	TIM2_ARRL							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	TIM2_ARR	Output mode: reload value (written by software) Input timer mode: detect the count value of a PWM cycle (which is selected according to T2CES, i.e. ascending edge to ascending edge or descending edge to descending edge) (written by hardware) Input counter mode: input the count value of the basic counter when PWM count matches (written by hardware) QEP&RSD mode & stepping mode: the count value of the basic counter when the input edge is detected as a valid edge (written by hardware)

18 TIM3 / TIM4

18.1 TIM3/TIM4 Operation

TIM3/TIM4 has 2 working modes:

1. Output mode: generate output waveform (PWM, single mode)
2. Input timer mode: detect the duration of between high and low level of input PWM, which can be used to calculate the duty cycle of PWM

TIM3/TIM4 mainly includes:

1. The 3-bit programmable frequency divider divides the counting clock of the basic counter
2. A 16-bit upward counting base counter whose counting clock source is the output of the clock controller
3. Input filter module
4. Edge detection module
5. The output module generates PWM and single comparison output
6. Interrupt event generation

18.1.1 Clock Controller

The clock controller is used to generate the counting clock source of the basic timer. The counting clock is divided by the Pre-divider. The Pre-divider is based on an 8-bit counter controlled by a 3-bit register PSC. 8 divider coefficients can be selected. The clock source is the internal clock. Since there is no buffer in this control register, the divider coefficient changes immediately, so the divider coefficient should be updated when the basic timer does not work.

The frequency of the counter can be calculated by the following formula:

$$f_{CK_CNT} = f_{CK_PSC} / T_{xPSC}$$

Suppose the MCU clock is 24MHz (41.67ns)

Table 18-1 Registers TxPSC with different values correspond to different clock frequencies

TxPSC	Coefficient (16bit)	CLK (Hz)
000	0x01	24 M
001	0x02	12 M
010	0x04	6 M
011	0x8	3 M
100	0x10	1.5 M
101	0x20	750K
110	0x40	375 K
111	0x80	187.5K

18.1.2 Read, Write, and Count TIMx_CNTR

TIMx_CNTR counts only when TxEN=1. The software writes TIMx_CNTR to change the register value directly, so the software needs to write when the count is not enabled. When the software reads TIMx_CNTR, it reads the high byte first, and the hardware caches the low byte at this moment synchronously. When the software reads the low byte, it reads the cached data.

18.1.3 Output Mode

Configure the TxMOD=1 of the TIMx_CR0 register, TIM works in output mode.




Figure 18-1 Schematic diagram of output mode

The output mode generates an output signal based on the TxOCM of the TIMx_CR0 register configured and the comparison result, and generates the corresponding interrupt.

18.1.3.1 High/Low Level Output Mode

Configure TxOCM= 0 of TIMx_CR0 register, TIMx_DR= TIMx_ARR, and output comparison signal TIMx_OC which is always at low level; configure TxOCM= 1 of TIMx_CR0 register, TIMx_DR= TIMx_ARR, and output comparison signal TIMx_OC which is always at high level;

It is important to note that only by configuring TIMx_DR= TIMx_ARR can achieve the effect of long-term high/low output. Configuring TIMx_DR=0 will have a pulse of 1 clock cycle.

18.1.3.2 PWM Mode

PWM mode determines the PWM cycle based on TIMx_ARR, and TIMx_DR determines the duty cycle which is equal to $TIMx_DR/TIMx_ARR \times 100\%$. TxOCM= 0 of the TIMx_CR0 register is configured, and the output is based on the comparison result between the TIMx_DR register and the value TIMx_CNTR ($TIMx_CNTR \leq TIMx_DR$) outputs low levels and vice versa. TxOCM= 1 of the TIMx_CR0 register is configured, and the output is based on the comparison result between the TIMx_DR register and the value TIMx_CNTR ($TIMx_CNTR \leq TIMx_DR$) outputs high levels and vice versa.

18.1.3.3 Interrupt Event

- A) When $TIMx_CNTR = TIMx_DR$, a comparematching event is generated, the TxIR of the TIMx_CR1 register is set, and the counter continues to count;
- B) When $TIMx_CNTR = TIMx_ARR$, an overflow event occurs. The TxIF of register TIMx_CR1 is set and the counter is reset. According to whether the TxOPM of register TIMx_CR0 is recounted or not, if TxOPM=1, the count is stopped; if TxOPM=0, the count restarts.




Figure 18-2 Output mode output waveform

18.1.4 Input Signal Filtering and Edge Detection




Figure 18-3 Block diagram of input signal filtering and edge detection

The input signal TI of TIM3/TIM4 comes from GP11/GP01, and the input can be selected for noise filtering. Edge detection module detects the rising edge and falling edge of input for the use of the next module.




Figure 18-4 Diagram of filtering module filtering 4clk sequence

The filter circuit can be configured to filter input noise with a pulse width of 4/8/16 clock cycles. Configure TxFE = 00B of TIMx_CR1 register to turn off filtering function. Configure the TxFE = 01/10/11B of TIMx_CR1 register to enable the filtering function, the filtered signal will delay about 4~5/8~9/16~17 clock periods compared with the signal before filtering.

18.1.5 Input Timer Mode

Configure the TxMOD=0 of the TIMx_CR0 register to let TIM3/4 work on the input timer mode




Figure 18-5 Diagram of input timer mode schematic block

Input timer mode to detect PWM signal pulse width and the duration of one cycle (according to TxOCM=0, select two adjacent ascending edges as one cycle, and the ascending edge to the descending edge as the pulse width (high level pulse width); TxOCM=1 select two adjacent descending edges as one period, and the descending edge to the ascending edge as the pulse width (low level pulse width)). TIMx_CNTR values are stored in TIMx_DR and TIMx_ARR respectively. Input signal can be filtered or not by selection;




Figure 18-6 Timing diagram of input timer mode (TxOCM=0)

Take TxOCM=0 as an example, enable counter by configuring TxEN of TIMx_CR1 register to 1, and the counter counts up;

When the descending edge of the input is detected, the input high level detection is completed. At this time, the value of TIMx_CNTR is saved into TIMx_DR. Meanwhile, the interrupt flag TxIR of the register TIMx_CR1 is set and TIMx_CNTR continues to count up

When the second rising edge of input is detected, that is, when a PWM cycle of input is detected, the value of TIMx_CNTR is saved into TIMx_ARR at this time. Meanwhile, the interrupt flag TxIP of register TIMx_CR1 is set. TIMx_CNTR is cleared and select whether to restart counting according to TxOPM. If TxOPM=1, stop counting, if TxOPM=0, count again.

When the timer has not detected the second rising edge of input, the count value TIMx_CNTR reaches 0xFFFF, and an overflow event occurs. If the TxIF of the TIMx_CR1 register is set, TIMx_CNTR is cleared. TxOPM=0, count again.

18.1.6 FG Output Mode of Timer4

Refer to FG Generation.

18.2 TIM3/TIM4 Registers

18.2.1 TIMx_CR0 (0x9C/0x9E) (x=3/4)

Table 18-2 TIMx_CR0 (0x9C/0x9E)

Bit	7	6	5	4	3	2	1	0
Name	TxPSC			TxOCM	TxIRE	RSV	TxOPM	TxMOD
Type	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:5]	TxPSC	<p>Counter clock frequency division selection</p> <p>These bits are used to perform N frequency division on the MCU clock to generate the counting clock of the basic counter. It is assumed that the MCU clock is 24MHz (41.67ns).</p> <p>000:0x1 (24MHz) 001:0x2 (12MHz) 010:0x4 (6MHz) 011:0x8 (3MHz) 100:0x10 (1.5MHz) 101:0x20 (750kHz) 110:0x40 (375kHz) 111:0x80 (187.5kHz)</p>
[4]	TxOCM	<p>Output mode: compare mode selection</p> <p>0: If $TIMx_CNTR \leq TIMx_DR$, then output 0; if $TIMx_CNTR > TIMx_DR$, then output 1</p> <p>1: If $TIMx_CNTR \leq TIMx_DR$, output 1; if $TIMx_CNTR > TIMx_DR$, then output 0</p> <p>Input timer mode: cycle edge selection</p> <p>0: the adjacent two rising edges used as a period, and the rising edge to the descending edge used as a pulse width (high level pulse width).</p> <p>1: the adjacent two descending edges used as a period, and the descending edge to the ascending edge used as a pulse width (low level pulse width).</p>
[3]	TxIRE	<p>Output mode: compare matched interrupt enablement</p> <p>Input timer mode: pulse width detection interrupt enablement</p> <p>0: disable event interrupt; 1: enable event interrupt</p>
[2]	RSV	Reserved
[1]	TxOPM	<p>A single mode</p> <p>The following events occur</p> <p>Output mode: counter overflows</p> <p>Input timer mode: PWM cycle detection or counter overflow</p> <p>0: the counter does not stop when an update event occurs; 1: when an update event occurs, the counter stops (clears TxCEN).</p>
[0]	TxMOD	<p>Working mode selection</p> <p>0: input timer mode</p>

		1: output mode
--	--	----------------

18.2.2 TIMx_CR1 (0x9D/0x9F)(x=3/4)

Table 18-3 TIMx_CR1 (0x9D/0x9F)

Bit	7	6	5	4	3	2	1	0
Name	TxIR	TxIP	TxIF	TxIDE	TxIFE	TxFE		TxEN
Type	R/W0	R/W0	R/W0	R/W0	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	TxIR	<p>Output pattern: compare matching flag This bit is set by hardware when the counter value of TIMx_CNTR matches the comparison value of TIMx_DR.It is cleared by software.</p> <p>Input timer mode: pulse width detection flag Timer detects the input pulse width (select counting from the rising edge to the falling edge or from the falling edge to the rising edge depending on TxOCM), which is set by hardware 1.It is cleared by software. 0: no event occurred; 1: the event occurred</p>
[6]	TxIP	<p>Output mode: none</p> <p>Input timer mode: PWM cycle detection flag Timer detects the input of a PWM cycle (select counting from the rising edge to the rising edge or from the falling edge to the falling edge depending on TxOCM). The bit is set by hardware. It is cleared by software. 0: no event occurred; 1: the event occurred.</p>
[5]	TxIF	<p>Output mode: overflow mark on counter When the counter value of TIMx_CNTR matches the comparison value of TIMx_ARR, TIMx_CNTR is cleared to zero and the bit is set by hardware. It is cleared by software.</p> <p>Input timer mode: overflow mark of counter Timer has not detected the input of a PWM cycle (that is, ascending edge to ascending edge), and the counter value TIMx_CNTR is accumulate to 0xFFFF, resulting in an overflow event. TIMx_CNTR is cleared to zero, and the bit is set by hardware 1.It is cleared by software. 0: no event occurred; 1: the event occurred.</p>
[4]	TxIPE	<p>Output mode: none</p> <p>Input timer mode: PWM cycle detect interrupt enablement 0: disable event interrupt; 1: enable event interrupt</p>
[3]	TxIFE	<p>Output mode: enable overflow interrupt of counter</p> <p>Input timer mode: enable overflow interrupt of counter 0: disable update event interrupt;</p>

		1: enable update event interrupt
[2:1]	TxFE	Input noise pulse width selection, when the noise pulse width is less than the set value, the noise will be filtered. Suppose the MCU clock is 24MHz(41.67ns) 00: no filtering 01: 4 clock cycles, 4 x 41.67ns 10: 8 clock cycles, 8 x 41.67ns 11: 16 clock cycles, 16 x 41.67ns
[0]	TxEN	Enable basic counter 0: disable counters; 1: enable counter

18.2.3 TIMx_CNTR (0xA2,0xA3/0x92,0x93) (x=3/4)

Table 18-4 TIMx_CNTRH (0xA3/0x93)

Bit	7	6	5	4	3	2	1	0
Name	TIMx_CNTRH							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 18-5 TIMx_CNTRL (0xA2/0x92)

Bit	7	6	5	4	3	2	1	0
Name	TIMx_CNTRL							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	TIMx_CNTR	The count of the base counter

18.2.4 TIMx_DR (0xA4,0xA5/0x94,0x95)(x=3/4)

Table 18-6 TIMx_DRH (0xA5/0x95)

Bit	7	6	5	4	3	2	1	0
Name	TIMx_DRH							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 16-7 TIMx_DRL (0xA4/0x94)

Bit	7	6	5	4	3	2	1	0
Name	TIMx_DRL							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	TIMx_DR	Output mode: compare matching values (written by software)

		Input timer mode: the count of the input pulse width (select counting from the rising edge to the falling edge or from the falling edge to the rising edge depending on TxOCM) (written by hardware)
--	--	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

18.2.5 TIMx_ARR (0xA6,0xA7/0x96,0x97) (x=3/4)

Table 16-8 TIMx_ARRH (0xA7/0x97)

Bit	7	6	5	4	3	2	1	0
Name	TIMx_ARRH							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 16-9 TIMx_ARRL (0xA6/0x96)

Bit	7	6	5	4	3	2	1	0
Name	TIMx_ARRL							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:0]	TIMx_ARR	Output mode: reload value (written by software). FG mode refer to 15.1.11 Input timer mode: the count value of a PWM cycle (select counting from the rising edge to the rising edge or from the falling edge to the falling edge depending on TxOCM) (written by hardware)

19 SYS_TICK

19.1 Instructions

SYS_TICK is used to generate interrupts at a fixed time. Configure the SYST_ARR to set the interrupt cycle and set DRV_SR[SYSTIE] will enable SYS_TICK and generate an interrupt. The interrupt entry is 10 and is reused with TIM4 interrupt entry.

19.2 Register

19.2.1 DRV_SR (0x4061)

Table 19-1 DRV_SR (0x4061)

Bit	7	6	5	4	3	2	1	0
Name	SYSTIF	SYSTIE	FGIF	DCIF	FGIE	DCIP	DCIM	
Type	R/W0	R/W	R/W0	R/W0	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	SYSTIF	SYS TICK interrupt flag The bit is set to 1 by the hardware.It clears 0 by software. 0: no event occurred 1: SYS TICK interrupt occurred
[6]	SYSTIE	Enable SYS TICK interrupts SYS TICK interrupt can be generated after enabling 0: Disable 1: Enable
[5:0]		Please refer to 20.2.2

19.2.2 SYST_ARR (0x4064,0x4065)

Table 19-2 SYST_ARRH (0x4064)

Bit	7	6	5	4	3	2	1	0
Name	SYST_ARR[15:8]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	0	1	1	1	0	1

Table 19-3 SYST_ARRL (0x4065)

Bit	7	6	5	4	3	2	1	0
Name	SYST_ARR[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	0	1	1	1	1	1	1

Bit	Name	Description
[15:0]	SYST_ARR	The period value of SYS_TICK Set this value to determine the period of the SYS_TICK interrupt, and

		the default period is 1ms The calculation formula: $\text{SYS_TICK frequency} = 24\text{M} / (\text{SYST_ARR} + 1)$ The value range is (0,65535)
--	--	----------------------------------------------------------------------------------------------------------------------------------------------------------




Figure 20-3 Block diagram of the DRIVER module of EU6862

Figure 20-3 Block diagram of the DRIVER module of EU6862. FOC_CMPU/V/W is the three-way comparison value output by FOC module, and DRV_DR is the comparison value set by software. The above comparison value outputs four sets of level signal U/V/W/X to PWM output (EU6812) or three sets of level signal U/V/W to Predriver (EU6861/ EU6862) after the output control module. Among them, U/V/W three-way output is used for BLDC control, and U/V/W/X four-way output is used for stepping motor control.

20.1.2 Output Control Module




Figure 20-4 output control module front level block diagram

Before configuring Driver module to work, MESEL=1 of DRV_CR register needs to be configured, that is, the motor engine ME chooses FOC/SVPWM/SPWM mode, otherwise, it is BLDC control mode.

When OCS=0, the comparison value of PWM comes from DRV_DR, and the output PWM signal takes OCTxH as the reference. When OCxH and OCxL output at the same time, OCTxL is an inverted output. When OCS=1, the comparison value of PWM comes from FOC, and the output PWM signal takes OCTxL as the reference. When OCxH and OCxL output at the same time, OCTxH is an inverted output.

20.1.2.1 Counting Comparison Module

Through the OCS of DRV_CR register, the three-way comparison value FOC_CMPU/V/W output by FOC module or the comparison value DRV_DR set by software can be selected, and the four-way original PWM signal OCxREF can be obtained after the counter comparison. DRV_DR is used to realize the motor pre-

charging, braking and BLDC control. When CNTR is less than the target value, OCxREF outputs high level; otherwise, it outputs low level.

Configure OCS=1 of DRV_CR register, select FOC_CMPU/V/W, which is the three-way comparison value outputted by FOC module, to compare it with the count to generate OC1REF/OC2REF/OC3REF.




Figure 20-5 Diagram of PWM

Configure OCS =0 of DRV_CR register, select the comparison value DRV_DR set by software and compare it with the count value, and generate OC1REF/OC2REF/OC3REF with the same duty cycle of three channels. Duty cycle = $DRV_DR / DRV_ARR \times 100\%$ (assuming $DRV_ARR=750$, $DRV_DR=375$, then duty cycle =50%)

20.1.2.2 Dead Zone Module

OCxREF supports dead zone insertion. For complementary output, dead zone insertion is enabled if the FOC_DTR register is not equal to 0. Each channel has an 8-bit dead zone generator, and the dead zone delay of the four channels is configured the same through DRV_DTR, and the dead zone time is set through DRV_DTR. When the rising edge of OCxREF occurs, the actual rising edge of OCxL will be delayed for a period of time than the rising edge of OCxREF, the time is determined by DRV_DTR; When the falling edge of OCxREF occurs, the actual rising edge of OCxH will be delayed for a period of time than the falling edge of OCxREF, the time is determined by DRV_DTR.




Figure 20-6 Complementary output with dead zone

20.1.2.3 Output Enablement and Polarity

By configuring the xHE and xLE of the DRV_CMCR register, you can choose whether the output mode is an invalid level or the complementary output with the dead zone. Configure the polarity of the output by

configuring the xHP and xLP of the DRV_CMCR register. DRV_CMCR is generally configured by software. When applied to BLDC square wave control, automatic commutation can be achieved by configuring TIMER1 to automatically control DRV_CMCR. Configure MESEL=0 of DRV_CR register, that is, motor engine ME selects BLDC control mode. When TIM1 generates commutation event, the relative TIM1_DBRx is updated into DRV_CMCR and CMP_CR2[4:3] of comparator




Figure 20-7 TIM1 automatic control DRV_CMCR and CMP_CR2[4:3]

With DRV_DR and DRV_ARR register, DRV_CMCR register xHE and xLE can achieve pre-charging and braking functions, DRV_DR and DRV_ARR control PWM duty ratio, xHE and xLE control six-way output.




Figure 20-8 Pre-charging diagram




Figure 20-9 Brake diagram

20.1.2.4 Main Output Enablement MOE




Figure 20-10 output control module after the block diagram

After enabling the MOE, the output comes from the counter comparison value and is used to control the motor output. After MOE is disabled, the output comes from the idle level set by software, which is used to control the motor's non-output, namely, the shutdown state.

20.1.2.5 Interrupt

20.1.2.5.1 Compare-Match Interrupt

Configure DCIM of DRV_SR register to select compare during either counting up or counting down, and configure the comparison match value DRV_COMR. When the count value of the counter is equal to DRV_COMR, the setting conforming to DCIM will generate an interrupt event, and the interrupt flag DCIF

is set by hardware. DCIF can be cleared by software, writing 1 to it is invalid.




Figure 20-3 DRV compare matching interrupts

20.1.2.5.2 FG Interrupt

FGIE of DRV_SR register is set to enable FG interrupt. Every revolution (electrical angle) of the motor will generate an interrupt event. After the interruption event occurred, the software needs to be cleared.

20.1.3 PWM Output Mode (Only for EU6812)




Figure 20-4 Schematic diagram of PWM output mode

EU6812 is the output of PWM, and its functional block diagram is shown in figure 18-11. Entering this mode, DRVOE is the enabling signal of Driver. Different from EU6861's 6N Predriver, the output of PWM connects to HVIC and drives Gate electrode of MOS through HVIC.

20.1.4 6N Predriver Mode (for EU6861/EU6862)




Figure 20-5 schematic diagram of the 6N Predriver mode(only for EU6861)




Figure 20-6 schematic diagram of the 6N Predriver mode(only for EU6862)

The 6N Predriver is as shown in Figure 20-5. Entering this mode, DRVOE is the enabling signal of Predriver, and the output of Predriver connects to 6 NMOS to drive the U/V/W phases of the motor respectively.

Table 20-1 EU6861Q/N/NF//L built-in Predriver signal truth table

Input		Output	
UH/VH/WH	UL/VL/WL	HU/HV/HW	LU/LV/LW
L	L	L	H
L	H	L	L
H	L	L	L

H	H	H	L
---	---	---	---

Table 20-2 EU6862L/Q built-in Predriver signal truth table

Input		Output	
UH/VH/WH	UL/VL/WL	HU/HV/HW	LU/LV/LW
L	L	L	L
L	H	L	H
H	L	H	L
H	H	L	L

20.2 Register

20.2.1 DRV_CR (0x4062)

Table 20-3 DRV_CR (0x4062)

Bit	7	6	5	4	3	2	1	0
Name	DRVEN	DDIR	FOCEN	DRPE	OCS	MESEL	RSV	DRVOE
Type	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	DRVEN	Counter enable 0: Disable 1: Enable
[6]	DDIR	Output direction (forward and backward rotation) Both BLDC and FOC are effective in changing the rotation direction of the motor. If FOC changes this bit, the direction can be changed (sensitive FOC also need to modify angle by software). BLDC without sensors doesn't need to modify TIM1 related parameters, but sensitive BLDC need to change the direction 0: forward 1: reverse
[5]	FOCEN	Enable FOC/SVPWM/SPWM module 0: Disable 1: Enable
[4]	DRPE	Enable DRV_DR preload If enable preload, after software write DRV_DR, the value of the DRV_DR will update after the underflow event. If do not enable preload. After software writes DRV_DR the value is updated immediately 0: Disable 1: Enable
[3]	OCS	Counter compares value source selection 0: DRV_DR

		1: FOC/SVPWM/SPWM module
[2]	MESEL	ME module mode selection 0: ME module works in BLDC mode 1: ME module works in FOC/SVPWM/SPWM mode
[1]	RSV	Reserved
[0]	DRVOE	Driver outputs enable 0: Disable 1: Enable

20.2.2 DRV_SR (0x4061)

Table 20-4 DRV_SR (0x4061)

Bit	7	6	5	4	3	2	1	0
Name	SYSTIF	SYSTIE	FGIF	DCIF	FGIE	DCIP	DCIM	
Type	R/W0	R/W	R/W0	R/W0	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	SYSTIF	SYS TICK interrupt flag The bit is set by hardware. It is cleared by software. 0: no event occurred 1: SYS TICK interrupt generation
[6]	SYSTIE	Enable SYS TICK interrupts SYS TICK interrupts can be generated after enabled 0: Disable 1: Enable
[5]	FGIF	FG interrupt flag FOC/BLDC generates FGIF flag every circle (electrical cycle) The bit is set to 1 by the hardware. It clears 0 by software. 0: no event occurred 1: FG interrupt is generated
[4]	DCIF	DRV compare match interrupt tags When the count value is equal to DRV_COMR, the counting direction is determined according to DCIM, and the interrupt flag is generated when the count value is equal to DRV_COMR The bit is set by hardware. It is cleared by software. 0: no event occurred 1: comparison interrupt generation
[3]	FGIE	FG interrupts enablement After interruption enabled, FG interrupt flag is generated for every circle (electric cycle) of FOC/BLDC 0: Disable 1: Enable
[2]	DCIP	How many counting cycles to produce an interrupt

		0: interruption occurs every time 1: interruption occurs every two times
[1:0]	DCIM	DRV compare match interrupt mode When the count is equal to DRV_COMR, the interrupt flag is determined according to the setting of DCIM 00: no interruption 01: upward direction 10: downward direction 11: upward/downward direction

20.2.3 DRV_OUT (0xF8)

Table 20-5 DRV_OUT (0xF8)

Bit	7	6	5	4	3	2	1	0
Name	MOE	RSV	OISWXL	OISWXH	OISVL	OISVH	OISUL	OISUH
Type	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	MOE	Main output enablement This bit is used to select the source of UVWX upper and lower bridge output. The bit can be set and be cleared by software. When the bus current protection is generated (see 27.1.1.1), the hardware will be cleared and close the output. 0: disable, output comes from free levels, OISUH/OISVH/OISWH and OISUL /OISVL/OISWL 1: enable the output from the counter comparison value
[6]	RSV	Reserved
[5]	OISWXL	The output idle level of WL and XL Refer to OISUH description
[4]	OISWXH	The output idle level of WH and XH Refer to OISUH description
[3]	OISVL	The output idle level of VL. Refer to OISUH description
[2]	OISVH	The output idle level of VH Refer to OISUH description
[1]	OISUL	The output idle level of UL Refer to OISUH description
[0]	OISUH	The output idle level of UH This bit sets the idle level of output UH. When MOE=0, output the idle level and turn off the corresponding MOS. 0: low level 1: high level

20.2.4 DRV_CMRL (0x405C,0x405D)

Note: BLDC control mode, through TIMER1 will automatically control the DRV_CMRL register.

Table 20-6 DRV_CMRLH (0x405C)

Bit	7	6	5	4	3	2	1	0
Name	XHP	XLP	XHE	XLE	WHP	WLP	VHP	VLP
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 20-2 DRV_CMRL (0x405D)

Bit	7	6	5	4	3	2	1	0
Name	UHP	ULP	WHE	WLE	VHE	VLE	UHE	ULE
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15]	XHP	X phase upper bridge output polarity 0: high level effective 1: low level effective
[14]	XLP	X phase lower bridge output polarity 0: high level effective 1: low level effective
[13]	XHE	X phase upper bridge output enablement 0: close -- disable output 1: enable -- enable output Note: when XLE and XHE are equal to 1 at the same time, X phase upper and lower bridges complement the output, and the output is automatically inserted with the dead zone. Outputting PWM takes lower bridge for reference, when the tubes of the same phase complement the output, the upper bridge PWM is inverted
[12]	XLE	X phase lower bridge output enablement 0: close -- disable output 1: enable -- enable output Note: when XLE and XHE are equal to 1 at the same time, X phase upper and lower bridges complement the output, and the output is automatically inserted with the dead zone. Outputting PWM takes lower bridge for reference, when the tubes of the same phase complement the output, the upper bridge PWM is inverted
[11]	WHP	W phase upper bridge output polarity 0: high level effective 1: low level effective
[10]	WLP	W phase lower bridge output polarity 0: high level effective 1: low level effective
[9]	VHP	V phase upper bridge output polarity

		0: high level effective 1: low level effective
[8]	VLP	V phase lower bridge output polarity 0: high level effective 1: low level effective
[7]	UHP	U phase upper bridge output polarity 0: high level effective 1: low level effective
[6]	ULP	U phase lower bridge output polarity 0: high level effective 1: low level effective
[5]	WHE	W phase upper bridge output enablement 0: disable -- disable output 1: enable -- enable output Note: when WLE and WHE are equal to 1 at the same time, W phase upper and lower bridges complement the output, and the output is automatically inserted with the dead zone. Outputting PWM takes lower bridge for reference, when the tubes of the same phase complement the output, the upper bridge PWM is inverted
[4]	WLE	W phase lower bridge output enablement 0: disable -- disable output 1: enable -- enable output Note: when WLE and WHE are equal to 1 at the same time, W phase upper and lower bridges complement the output, and the output is automatically inserted with the dead zone. Outputting PWM takes lower bridge for reference, when the tubes of the same phase complement the output, the upper bridge PWM is inverted
[3]	VHE	V phase upper bridge output enablement 0: disable -- disable output 1: enable -- enable output Note: when VLE and VHE are equal to 1 at the same time, V phase upper and lower bridges complement the output, and the output is automatically inserted with the dead zone. Outputting PWM takes lower bridge for reference, when the tubes of the same phase complement the output, the upper bridge PWM is inverted
[2]	VLE	V phase lower bridge output enablement 0: disable -- disable output 1: enable -- enable output Note: when VLE and VHE are equal to 1 at the same time, V phase upper and lower bridges complement the output, and the output is automatically inserted with the dead zone. Outputting PWM takes lower bridge for reference, when the tubes of the same phase complement the output, the upper bridge PWM is inverted
[1]	UHE	U phase upper bridge output enablement 0: disable -- disable output 1: enable -- enable output Note: when ULE and UHE are equal to 1 at the same time, U phase upper and lower bridges complement the output, and the output is automatically inserted with the

		dead zone.Outputing PWM takes lower bridge for reference, when the tubes of the same phase complement the output, the upper bridge PWM is inverted
[0]	ULE	U phase lower bridge output enablement 0: disable -- disable output 1: enable -- enable output Note: when ULE and UHE are equal to 1 at the same time, U phase upper and lower bridges complement the output, and the output is automatically inserted with the dead zone.Outputing PWM takes lower bridge for reference, when the tubes of the same phase complement the output, the upper bridge PWM is inverted

20.2.5 DRV_ARR (0x405E,0x405F)

Table 20-8 DRV_ARRH (0x405E)

Bit	7	6	5	4	3	2	1	0
Name	DRV_ARR[11:8]							
Type	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 20-9 DRV_ARRL (0x405F)

Bit	7	6	5	4	3	2	1	0
Name	DRV_ARR[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[11:0]	DRV_ARR	Counter reload value that determines carrier period and operation period (central alignment mode) The DRV counter counts from 0 to DRV_ARR, generates an overflow event, and then counts down to 0. The calculation formula is $f_{carrier} = f_{mcu}/2/(DRV_ARR)$ The value range is (0,4095)

20.2.6 DRV_COMR (0x405A,0x405B)

Table 20-10 DRV_COMRH (0x405A)

Bit	7	6	5	4	3	2	1	0
Name	DRV_COMR[15:8]							
Type	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 20-11 DRV_COMRL (0x405B)

Bit	7	6	5	4	3	2	1	0
Name	DRV_COMR[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Reset	0	0	0	0	0	0	0	0
-------	---	---	---	---	---	---	---	---

Bit	Name	Description
[11:0]	DRV_COMR	The compare-match value of the counter, when the count value is equal to COMR, whether generate a compare match event based on DCIM of the DRV_SR. The value range is (0,4095)

20.2.7 DRV_DR (0x4058,0x4059)

Table 20-12 DRV_DRH (0x4058)

Bit	7	6	5	4	3	2	1	0
Name	DRV_DR[15:8]							
Type	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 20-13 DRV_DRL (0x4059)

Bit	7	6	5	4	3	2	1	0
Name	DRV_DR[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[11:0]	DRV_DR	Software write PWM duty cycle When OCS=0 of DRV_CR, DRV_CNTR is compared with DRV_DR to output PWM. When DRV_CNTR is less than DRV_DR, output 1; otherwise, output 0. Note: when this register is used as the comparison source, the upper bridge is the reference for PWM output, and the lower PWM bridge is inversely output when the same phase tubes are complement the output The value range is (0,4095)

20.2.8 DRV_DTR (0x4060)

Table 20-14 DRV_DTR (0x4060)

Bit	7	6	5	4	3	2	1	0
Name	DRV_DTR							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	DRV_DTR	Deadtime DTR is the dead zone duration between inserted complementary outputs. Suppose the MCU clock is 24MHz (41.67ns)

		$DT = (DTR + 1) \times 41.67 \text{ ns}$ Note: when DTR=0, dead zone is not inserted
--	--	-----------------------------------------------------------------------------------------

21 WDT

Watchdog timer is a timer working in the LS_OSC (interval clock) clock domain, mainly used to monitor the main program running, prevent the MCU crash. How the watchdog works: after the watchdog is started, the watchdog timer starts to run. When the watchdog timer overflows, the watchdog will send a signal to reset the MCU and the main program will run again. Therefore, in the process of running the main program, the watchdog timer should be initialized every once in a while to prevent the watchdog timer overflow, commonly known as "feed dog".

The watchdog of MCU will start timing from 0 after starting. If there is no operation of "feed dog", when the timing reaches FFFC, the watchdog will output a signal with a length of 4 LS_OSC cycles to reset MCU and restart the program. If the program sends the "feed dog" signal to the watchdog regularly during operation, the watchdog timer will count from the initial value set and the watchdog will not reset MCU.

21.1 Notes for Using WDT

- 1、 When MCU enters standby mode or sleep mode, WDT will stop counting, but the count value will remain.
- 2、 During simulation, WDT will be automatically disabled
- 3、 WDT overflow resets MCU, then RST_SR[RSTWDT] will be set.

21.2 WDT Operation Instructions

- 1、 Configure CCFG1[WDTEN] to start the watchdog, and the watchdog will start counting after the start;
- 2、 Set WDT_REL, this step can also be used before starting the watchdog;
- 3、 Set WDT_CR[WDTRF] to initialize the watchdog timer while running the program

21.3 WDT Register

21.3.1 WDT_CR (0x4026)

Table 21-1 WDT_CSR (0x4026)

Bit	7	6	5	4	3	2	1	0
Name	RSV							WDTRF
Type	R	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:1]	RSV	Reserved
[0]	WDTRF	Watchdog initialization 0: No meaning 1: The watchdog counter returns to the WDT_ARR setting and starts counting again

21.3.2 WDT_REL (0x4027)

Table 21-2 WDT_REL (0x4027)

Bit	7	6	5	4	3	2	1	0
Name	WDT_REL							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	WDT_REL	Sets the higher 8 bits of the value of the watchdog counter after reset

22 RTC and Clock Calibration

22.1 Functional Block Diagram of RTC




Figure 20-1 Functional Block Diagram of RTC

22.2 RTC Instructions

Write RTC_TM to set the reload value of RTC. Set RTC_STA[RTC_EN] to 1 to enable RTC counter.

22.3 RTC Registers

22.3.1 RTC_TM (0x402c,0x402d)

Table 22-1 RTC_TMH (0x402c)

BIT	7	6	5	4	3	2	1	0
Name	RTC0TMH							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

Table 22-2 RTC_TML (0x402d)

BIT	7	6	5	4	3	2	1	0
Name	RTC0TML							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

BIT	Name	Description
[15:0]	RTC_TM	RTC count register Read: Instantaneous value of counter Write: The RTC counter counts from 0 to the written value at 32768Hz and then overflows. RTC generates an interrupt request and clear the counter to 0 to restart counting

22.3.2 RTC_STA (0x402e)

Table 22-3 RTC_STA (0x402e)

BIT	7	6	5	4	3	2	1	0
Name	RTC_EN	RTCIF	ISOSCSEL	ISOSCEN	RSV			
Type	R/W	R/W	R/W	R/W	R	R	R	R

Reset	0	0	0	0	0	0	0	0
-------	---	---	---	---	---	---	---	---

BIT	Name	Description
[7]	RTC_EN	RTC enable 0: Disable 1: Enable
[6]	RTCIF	RTC interrupt flag This bit is set to 1 when counter value equals RTC_TM Read: 0: No interrupt pending 1: Interrupt pending Write: 0: Clear this bit to 0 1: No meaning
[5]	ISOSCSEL	clock calibration source 0: Internal slow clock 1: External p1.1 input
[4]	ISOSCEN	Internal slow clock enable 0: Disable 1: Enable
[3:0]	RSV	Reserved

22.4 Clock Calibration

22.4.1 Clock Calibration Introduction

Clock calibration is a function that uses the internal slow clock to calibrate the internal fast clock. Calibration principle: A 13-bit counter is used to count the time of 8 slow clock cycles by using the fast clock as the clock source.

Calibration process: Set `CAL_CR0[CAL_STA] = 1` to start the calibration. Software read `CAL_CR0[CAL_BUSY]` to detect whether the calibration is finished. When the calibration is completed (`CAL_CR0[CAL_BUSY] = 0`), the value of `CAL_CR0[CAL_ARR]` is the value of counter, counting 8 slow clock cycles.

22.4.2 Clock Calibration Registers

22.4.2.1 CAL_CR0 (0x4040) CAL_CR1 (0x4041)

Table 22-4 CAL_CR0(0x4040)

BIT	7	6	5	4	3	2	1	0
Name	CAL_STA /CAL_BUSY	RSV		CAL_ARR[12:8]				
Type	R/W	R	R	R	R/W	R/W	R/W	R/W
Reset	1	0	0	0	0	0	0	0

Table 22-5 CAL_CR1(0x4041)

BIT	7	6	5	4	3	2	1	0
Name	CAL_ARR[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

BIT	Name	Description
[15]	CAL_STA /CAL_BUSY	Clock calibration enable Read: 0: Calibration completed 1: Calibration in progress Write: 0: No meaning 1: Start clock calibration
[14:13]	RSV	Reserved
[12:0]	CAL_ARR	Calibrate count values The value of fast clock to count 8 slow clock cycles Note: 0 of this value indicates that there is no corresponding slow clock input, and 0x1FFF of this value indicates a count overflow (slow clock too slow or fast clock too fast)

23 IO

23.1 IO Operation Instructions

- 1、 Port P0.0~P0.7, P1.0~P1.7, P2.0~P2.7, P3.0~P3.7, P4.0~P4.2 map to port registers P0, P1, P2, P3
- 2、 P0_OE, P1_OE, P2_OE, P3_OE and P4_OE are used to enable the output of P0.0~P4.2
- 3、 P0.0~P4.2 can enable pull-up resistor by setting the corresponding bits of P0_PU, P1_PU, P2_PU, P3_PU and P4_PU. The pull-up resistance of P0.0~P0.2, P1.3~P1.6, P2.1, P3.6~3.7 is about 5kΩ, pull-up resistance of the rest of the pin is about 33kΩ. The pull-up resistance of P1.5~1.3 can be independently enabled by P1_PU[5:3], and the pull-up resistance will be automatically disable after the rest IO are configured to analog IO
- 4、 P1.4~P1.7, P2.0~P2.7, P3.0~P3.5 can be configured as analog IO by setting the corresponding bits of P1_AN, P2_AN, P3_AN. After the pin is configured as analog IO, all digital function configuration of corresponding pin fails, and reading corresponding bits of port registers P1, P2 and P3 will get 0.
- 5、 IO priority:
 - a) GPIO has the lowest priority for all multiplexed ports
 - b) P0.1: I2C > TIMER4 > DBG_SIG > GPIO
 - c) P0.5: SPI > UART > GPIO
 - d) P0.6: SPI > UART > GPIO
 - e) P0.7: TIMER2 > CMP > SPI > GPIO

23.2 IO Register

23.2.1 P0_OE (0xFC)

Table 23-1 P0_OE (0xFC)

Bit	7	6	5	4	3	2	1	0
Name	P0_OE							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	P0_OE	Enable P0.0~P0.7 digital output 0: Disable, used for digital input 1: Enable, used for digital output

23.2.2 P1_OE (0xFD)

Table 23-2 P1_OE (0xFD)

Bit	7	6	5	4	3	2	1	0
Name	P1_OE							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	P1_OE	Enable P1.0~P1.7 digital output

		0: Disable, used for digital input 1: Enable, used for digital output
--	--	--------------------------------------------------------------------------

23.2.3 P2_OE (0xFE)

Table 23-3 P2_OE (0xFE)

Bit	7	6	5	4	3	2	1	0
Name	P2_OE							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	P2_OE	Enable P2.0~P2.7 digital output 0: Disable, used for digital input 1: Enable, used for digital output

23.2.4 P3_OE (0xFF)

Table 23-4 P3_OE (0xFF)

Bit	7	6	5	4	3	2	1	0
Name	P3_OE							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	P3_OE	Enable P3.0~P3.7 digital output 0: Disable, used for digital input 1: Enable, used for digital output

23.2.5 P4_OE (0xE9)

Table 23-5 P4_OE (0xE9)

Bit	7	6	5	4	3	2	1	0
Name	RSV				P4_OE[2]		P4_OE[1]	P4_OE[0]
Type	-	-	-	-	R/W		R/W	R/W
Reset	-	-	-	-	0		0	0

Bit	Name	Description
[7:3]	RSV	Reserved
[2:0]	P4_OE	P4.0~P4.2 digital output enable 0: Disable, used for digital input 1: Enable, used for digital output

23.2.6 P1_AN (0x4050)

Table 23-6 P1_AN (0x4050)

Bit	7	6	5	4	3	2	1	0
Name	P1_AN				HBMOD	HDIO	ODE1	ODE0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description															
[7:4]	P1_AN	Enable P1.7~P1.4 analog mode 0: Disable 1: Enable															
[3]	HBMOD	The mode configuration of P1.3, determines the functional mode of P1.3 combined with P1_OE.3. <table border="1" data-bbox="464 792 1286 1173"> <thead> <tr> <th>HBMODE</th> <th>P1_OE.3</th> <th>P1.3 mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Digital input</td> </tr> <tr> <td>0</td> <td>1</td> <td>Digital output</td> </tr> <tr> <td>1</td> <td>0</td> <td>Analog mode</td> </tr> <tr> <td>1</td> <td>1</td> <td>Digital strong drive output, if output high level, it can provide strong drive, if output low level it's drive ability the same as with '01', digital output mode.</td> </tr> </tbody> </table>	HBMODE	P1_OE.3	P1.3 mode	0	0	Digital input	0	1	Digital output	1	0	Analog mode	1	1	Digital strong drive output, if output high level, it can provide strong drive, if output low level it's drive ability the same as with '01', digital output mode.
HBMODE	P1_OE.3	P1.3 mode															
0	0	Digital input															
0	1	Digital output															
1	0	Analog mode															
1	1	Digital strong drive output, if output high level, it can provide strong drive, if output low level it's drive ability the same as with '01', digital output mode.															
[2]	HDIO	The driving ability selection of PWM output, only valid for EU6812's L_DU, L_DV, L_DW, H_DU, H_DV, H_DW. 0: normal driving ability 1. High driving ability															
[1]	ODE1	P0.1 open drain enablement 0: Disable 1: Enable															
[0]	ODE0	P0.0 open drain enablement 0: Disable 1: Enable															

23.2.7 P2_AN (0x4051)

Table 23-7 P2_AN (0x4051)

Bit	7	6	5	4	3	2	1	0
Name	P2_AN							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	P2_AN	P2.7~P2.0 analog mode enablement

		0: Disable 1: Enable
--	--	-------------------------

23.2.8 P3_AN (0x4052)

Table 23-8 P3_AN (0x4052)

Bit	7	6	5	4	3	2	1	0
Name	RSV		P3_AN					
Type	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:6]	RSV	Reserved
[5:0]	P3_AN	P3.5~P3.0 analog mode enablement 1: Enable 0: Disable

23.2.9 P0_PU (0x4053)

Table 23-9 P0_PU (0x4053)

Bit	7	6	5	4	3	2	1	0
Name	P0_PU							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	P0_PU	Enable the pull-up resistance P0.7~P0.0 1: Enable 0: Disable

23.2.10 P1_PU (0x4054)

Table 23-10 P1_PU (0x4054)

Bit	7	6	5	4	3	2	1	0
Name	P1_PU							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	P1_PU	Enable the pull-up resistance of P1.7~P1.0 1: Enable 0: Disable

23.2.11 P2_PU (0x4055)

Table 23-11 P2_PU (0x4055)

Bit	7	6	5	4	3	2	1	0
Name	P2_PU							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	P2_PU	Enable pull-up resistance of P2.7~P2.0 1: Enable 0: Disable

23.2.12 P3_PU (0x4056)

Table 23-12 P3_PU (0x4056)

Bit	7	6	5	4	3	2	1	0
Name	P3_PU							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	P3_PU	Enable the pull-up resistance of P3.7~P3.0 1: Enable 0: Disable

23.2.13 P4_PU (0x4057)

Table 23-13 P4_PU (0x4057)

Bit	7	6	5	4	3	2	1	0
Name	RSV					P4_PU[2]	P4_PU[1]	P4_PU[0]
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:3]	RSV	Reserved
[2:0]	P4_PU	Enable pull-up resistance of P4.2~P4.0 1: Enable 0: Disable

23.2.14 PH_SEL (0x404C)

Table 23-14 PH_SEL (0x404C)

Bit	7	6	5	4	3	2	1	0
Name	SPITMOD	UARTEN	UARTCH	T4SEL	T3SEL	T2SEL	T2SSEL	XOE
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	SPITMOD	SPI slave sender mode 0: as the slave, when SPI is sent and the MISO pin is in the output state. 1: as the slave, after SPI is sent, the MISO pin is in a high resistance state.
[6]	UARTEN	UART enablement 0: Disable 1: Enable
[5]	UARTCH	Enable UART port function transfer 0: UART's port function does not transfer, P0.6 used as the RXD of UART; P0.5 used as the TXD of UART 1: UART port function transfer, P3.3 as the RXD of UART; P3.4 as the TXD of UART
[4]	T4SEL	Enable TIMER4 port 0: P0.1 used as GPIO 1: P0.1 used as the input and output port of TIMER4 Note: the priority of I2C is higher than TIMER4, when enabling I2C, P0.1 used as the port SCL of I2C
[3]	T3SEL	Enable TIMER3 port 0: P1.1 used as GPIO 1: P1.1 used as the input and output port of TIMER3
[2]	T2SEL	Enable TIMER2 port 0: P1.0 used as GPIO 1: P1.0 used as the input and output port of TIMER2
[1]	T2SSEL	Enable TIMER2 port 2 0: P0.7 used as GPIO 1: P0.7 used as the input and output of TIMER2 Note: TIMER2 has the highest priority, followed by comparator output and SPI's MISO
[0]	XOE	XH/L port enabled 0: P4.2/P4.1 as GPIO 1: P4.2/P4.1 as the XH/XL output, output effective output or idle level OISWH/OISWL according to MOE of the DRVOE register

23.2.15 P0(0x80)/P1(0x90)/P2(0xA0)/P3(0xB0)/P4(0xE8)

Port output register P0/1/2/3/4 supports read and writing access, RMW (read-modify-write) instruction accesses the value of register (RMW instruction refer to table 20-16, and other instructions access the PORT pin.

Table 23-15 P0/P1/P2/P3/P4

Bit	7	6	5	4	3	2	1	0
Name	GPx[7]	GPx[6]	GPx[5]	GPx[4]	GPx[3]	GPx[2]	GPx[1]	GPx[0]

Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Name	Description	R/W	Reset
P0[7:0]	Port register 0	R/W	0x00
P1[7:0]	Port register 1	R/W	0x00
P2[7:0]	Port register 2	R/W	0x00
P3[7:0]	Port register 3	R/W	0x00
P4[2:0]	Port register 4	R/W	0x00

Note: Port P4 has 3 pins, corresponding to P4 output register P4[2:0].

Table 23-16 Read modify write instructions

Insruccion	Description
ANL	Logic AND
ORL	Logic the OR
XRL	Logic exclusive OR
JBC	Jump if bit is set and clear
CPL	Complement bit
INC and DEC	Increment and decrement byte
DJNZ	Decrement and jump if not zero
MOV Px, y, C	Move carry bit to bit y of port x
The CLR Px, y	Clear bit y of port x
SETB Px, y	Set bit y of port x

24 ADC

24.1 ADC Function Block Diagram




Figure 24-1 ADC function block diagram

24.2 ADC Operation Instructions

The chip is integrated with a 12-bit successive approximation ADC, which supports 12 channels and burst mode sampling. When software writes related startup bit of ADC_CR, the sequential scanning mode will be carried out, and after the FOC function is started, the inner circuit will automatically go into the triggering mode in real time to support the motor drive timing sequence, and the sequential scanning mode will be automatically restored after the completion of the triggering.

24.2.1 Sequential Scanning Mode




Figure 24-2 ADC sequential scanning timing diagram

As shown in Figure 24-2, start the ADC operation.

- Set the appropriate ADCREF ADC reference voltage.
- Set the corresponding channel, that is, configure register ADC_MASK
- Set the delay of each channel sampling clock cycle (minium is 3).
- Set the ADCEN of register ADC_CR.
- Set the ADCBSY of register ADC_CR, ADC begins to work.
- When read zero from ADCBSY, you can read ADC conversion result.
- ADC conversion sequence according to enabled channel number from low to high (i.e. after enabling CH2/3/4, sample CH2/3/4 and convert successively, then read single conversion results after reading zero from ADCBSY).

There is a built-in 12-bit ADC supporting 12 channel in chip. Before operating ADC, select the serial number of the corresponding channel by configuring register ADC_MASK, set the appropriate sampling clock cycle delay of each channel (minimum is 3), and set ADCEN and ADCBSY of register ADC_CR, then ADC begin to work.

In addition, the ADC supports trigger function and the priority of trigger function is higher than MCU software operation, the trigger source can be from the FOC module.

An ADC with 12 channels synchronous sampling and 12bit accuracy is integrated into the chip. Before the ADC operation, set the number of the corresponding channel to be sampled, that is, set the register ADC_MASK, set the sampling clock period delay (minimum value is 3) of each channel, set the ADCEN and ADCBSY bits of ADC_STA register to 1, and then the ADC will start to work.

In addition, ADC supports trigger function with higher priority than MCU software operation. The trigger source can be from FOC module.

If FOC function is enabled (FOC_EN=1 of register DRV_CR is configured), the FOC module will automatically start the ADC module and trigger ADC sampling when needed, and send the sampled values to the FOC module automatically.

Note: the trigger function of ADC has a high priority. When the trigger condition meets the need for ADC sampling, if the software is currently operating ADC sampling, the ADC will interrupt the current operation and perform the trigger function. After the sampling of the trigger function, the previous ADC software operation will be automatically resumed. When the ADC trigger function is sampling, if the MCU starts the ADC software operation mode, the ADC first completes the trigger sampling function, and then automatically starts the software operation mode.

24.2.2 ADC trigger mode

After FOC function is started, ADC can automatically trigger ADC sampling when motor drive is required. Triggering mode and sequential scanning mode can be carried out simultaneously. Internal circuit automatically matches the timing sequence of two different modes, but the ADC channel of triggering mode and sequential scanning mode should not overlap.

If FOC function is enabled (FOC_EN=1 of register DRV_CR is configured), the FOC module will automatically start the ADC module and trigger ADC sampling when needed, and send the sampled values to the FOC module automatically.




Figure 24-3 ADC trigger sampling timing diagram

As shown in Figure 24-3, after enabling the channel 0/1/4 of ADC and enabling FOC, FOC can trigger sampling and read the result

24.3 ADC Register

24.3.1 ADC_CR (0x4039)

Table 24-1 ADC_STA (0x4039)

Bit	7	6	5	4	3	2	1	0
Name	ADCEN	ADCBSY	RSV			ADCALIGN	ADCIE	ADCIF

Type	R/W	R/W	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	ADCEN	Enable ADC function 1: Enable 0: Disable
[6]	ADCBSY	ADC busy flag. When MCU operates ADC, it should write ADCEN bit first to make the circuit ready, and then write ADCBSY for conversion.MCU write 1 for starting ADC conversion. The bit is cleared automatically by hardware after finished conversion. The MCU can also read this bit to determine if the ADC is in conversion.If this bit is already 1, it is meaningless for MCU to write 1 again.This bit MCU can only write 1, write 0 meaningless, read to represent ADC state. When ADC_MASK is equal to 0, writing 1 to the bit doesn't make sense.
[5:3]	RSV	Reserved
[2]	ADCALIGN	ADC data format selection 0: Right alignment, ADC result is ADCx_DR[11:0] 1: Second highest bit alignment, ADC result is ADCx_DR[14:3] Note: FOC triggered sampling mode results are fixed to second highest bit alignment
[1]	ADCIE	ADC interrupt enable. Used to control whether ADCIF initiates an interrupt event to MCU.(TRIG mode interrupt is not included) 0: Disable 1: Enable
[0]	ADCIF	ADC end conversion flag bit. When this ADC conversion is completed, if ADCIE=1, ADC interrupt event will be generated. This bit is not controlled by ADC_ IE. 0: this ADC conversion is not completed. 1: this ADC conversion is completed.

24.3.2 ADC_MASK={ADC_MASKH, ADC_MASKL}(0x4036~0x4037)

Table 24-2 ADC_MASK={ADC_MASKH, ADC_MASKL} (0x4036~0x4037)

ADC_MASKH (0x4036)

Bit	7	6	5	4	3	2	1	0
Name	ADC_SCYC[11:8]				CH11EN	CH10EN	CH9EN	CH8EN
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	1	1	0	0	0	0

ADC_MASKL (0 x4037)

Bit	7	6	5	4	3	2	1	0
-----	---	---	---	---	---	---	---	---

Name	CH7EN	CH6EN	CH5EN	CH4EN	CH3EN	CH2EN	CH1EN	CH0EN
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[11]	CH11EN	Enable ADC channel 11 Please refer to the ADC_MASK[CH0EN]
[10]	CH10EN	Enable ADC channel 10 Please refer to the ADC_MASK[CH0EN]
[9]	CH9EN	Enable ADC channel 9 Please refer to the ADC_MASK[CH0EN]
[8]	CH8EN	Enable ADC channel 8 Please refer to the ADC_MASK[CH0EN]
[7]	CH7EN	Enable ADC channel 7 Please refer to the ADC_MASK[CH0EN]
[6]	CH6EN	Enable ADC channel 6 Please refer to the ADC_MASK[CH0EN]
[5]	CH5EN	Enable ADC channel 5 Please refer to the ADC_MASK[CH0EN]
[4]	CH4EN	Enable ADC channel 4 Please refer to the ADC_MASK[CH0EN]
[3]	CH3EN	Enable ADC channel 3 Please refer to the ADC_MASK[CH0EN]
[2]	CH2EN	Enable ADC channel 2 Please refer to the ADC_MASK[CH0EN]
[1]	CH1EN	Enable ADC channel 1 Please refer to the ADC_MASK[CH0EN]
[0]	CH0EN	Enable ADC channel 0 0: disable channel 1: enable channel

24.3.3 ADC_SCYC={ADC_MASKH[7:4], ADC_SCYCL}(0x4036[7:4],0x4038)

Table 24-3 ADC_SCYCL (0x4038)

Bit	7	6	5	4	3	2	1	0
Name	ADC_SCYC[7:4]				DC_SCYC[3:0]			
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	1	1	0	0	1	1

Bit	Name	Description
[11:8]	ADC_SCYC[11:8]	The sampling period setting of ADC, which is shared with channel AD8, AD9, AD10 and AD11 When ADC_SCYC[11] = 0, The number of sampling cycles of channel AD8, AD9, AD10 and AD11 is

		ADC_SCYC[10:8] When ADC_SCYC[11] = 1, The number of sampling cycles of channel AD8, AD9, AD10 and AD11 is (ADC_SCYC[10:8]*8 + 7).
[7:4]	ADC_SCYC[7:4]	The sampling period setting of ADC, which is shared with channel AD5, AD6, AD7 When ADC_SCYC[7] = 0, The number of sampling cycles of channel AD5, AD6 and AD7 is ADC_SCYC[6:4] When ADC_SCYC[7] = 1, The number of sampling cycles of channel AD5, AD6 and AD7 are (ADC_SCYC[6:4]*8 + 7)
[3:0]	ADC_SCYC[3:0]	The sampling period setting of ADC, which is shared with channel AD0, AD1, AD2, AD3 and AD4 When ADC_SCYC[3] = 0, The number of sampling cycles of channel AD0, AD1, AD2, AD3 and AD4 is ADC_SCYC[2:0]. When ADC_SCYC[3] = 1, The number of sampling cycles of channel AD0, AD1, AD2, AD3 and AD4 are (ADC_SCYC[2:0]*8 + 7).

24.3.4 ADC0_DR={ADC0_DRH,ADC0_DRL}(0x0300~0x0301)

Table 24-4 ADC0_DR={ADC0_DRH,ADC0_DRL} (0x0300~0x0301)

ADC0_DRH (0x0300)

Bit	7	6	5	4	3	2	1	0
Name	RSV				DH[3]	DH[2]	DH[1]	DH[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

ADC0_DRL (0x0301)

Bit	7	6	5	4	3	2	1	0
Name	DL[7]	DL[6]	DL[5]	DL[4]	DL[3]	DL[2]	DL[1]	DL[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:12]	RSV	Reserved
[11:8]	DH	After the ADC conversion is completed, the higher 4-bit data of channel 0
[7:0]	DL	After the ADC conversion is completed, the lower 8-bit data of channel 0

24.3.5 ADC1_DR={ADC1_DRH,ADC1_DRL}(0x0302~0x0303)

Table 24-5 ADC1_DR={ADC1_DRH, ADC1_DRL}(0x0302~0x0303)

ADC1_DRH (0x0302)

Bit	7	6	5	4	3	2	1	0
Name	RSV				DH[3]	DH[2]	DH[1]	DH[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

ADC1_DRL (0x0303)

Bit	7	6	5	4	3	2	1	0
Name	DL[7]	DL[6]	DL[5]	DL[4]	DL[3]	DL[2]	DL[1]	DL[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:12]	RSV	Reserved
[11:8]	DH	After the ADC conversion is completed, the higher 4-bit data of channel 1
[7:0]	DL	After the ADC conversion is completed, the lower 8-bit data of channel 1

24.3.6 ADC2_DR={ADC2_DRH,ADC2_DRL}(0x0304~0x0305)

Table 24-6 ADC2_DR={ADC2_DRH, ADC2_DRL} (0x0304~0x0305)

ADC2_DRH (0x0304)

Bit	7	6	5	4	3	2	1	0
Name	RSV				DH[3]	DH[2]	DH[1]	DH[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

ADC2_DRL (0x0305)

Bit	7	6	5	4	3	2	1	0
Name	DL[7]	DL[6]	DL[5]	DL[4]	DL[3]	DL[2]	DL[1]	DL[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:12]	RSV	Reserved
[11:8]	DH	After the ADC conversion is completed, the higher 4-bit data of channel 2
[7:0]	DL	After the ADC conversion is completed, the lower 8-bit data of channel 2

24.3.7 ADC3_DR={ADC3_DRH,ADC3_DRL}(0x0306~0x0307)

Table 24-7 ADC3_DR={ADC3_DRH, ADC3_DRL}(0x0306~0x0307)

ADC3_DRH (0x0306)

Bit	7	6	5	4	3	2	1	0
-----	---	---	---	---	---	---	---	---

Name	RSV				DH[3]	DH[2]	DH[1]	DH[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

ADC3_DRL (0x0307)

Bit	7	6	5	4	3	2	1	0
Name	DL[7]	DL[6]	DL[5]	DL[4]	DL[3]	DL[2]	DL[1]	DL[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:12]	RSV	Reserved
[11:8]	DH	After the ADC conversion is completed, the higher 4-bit data of channel 3
[7:0]	DL	After the ADC conversion is completed, the lower 8-bit data of channel 3

24.3.8 ADC4_DR={ADC4_DRH,ADC4_DRL}(0x0308~0x0309)

Table 24-8 ADC4_DR={ADC4_DRH, ADC4_DRL} (0x0308~0x0309)

ADC4_DRH (0x0308)

Bit	7	6	5	4	3	2	1	0
Name	RSV				DH[3]	DH[2]	DH[1]	DH[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

ADC4_DRL (0x0309)

Bit	7	6	5	4	3	2	1	0
Name	DL[7]	DL[6]	DL[5]	DL[4]	DL[3]	DL[2]	DL[1]	DL[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:12]	RSV	Reserved
[11:8]	DH	After the ADC conversion is completed, the higher 4-bit data of the channel 4
[7:0]	DL	After the ADC conversion is completed, the lower 8-bit data of channel 4

24.3.9 ADC5_DR={ADC5_DRH,ADC5_DRL}(0x030A~0x030B)

Table 24-9 ADC5_DR={ADC5_DRH, ADC5_DRL}(0x030A~0x030B)

ADC5_DRH (0x030A)

Bit	7	6	5	4	3	2	1	0
Name	RSV				DH[3]	DH[2]	DH[1]	DH[0]

Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

ADC5_DRL (0x030B)

Bit	7	6	5	4	3	2	1	0
Name	DL[7]	DL[6]	DL[5]	DL[4]	DL[3]	DL[2]	DL[1]	DL[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:12]	RSV	Reserved
[11:8]	DH	After the ADC conversion is completed, the higher 4-bit data of the channel 5
[7:0]	DL	After the ADC conversion is completed, the lower 8-bit data of the channel 5

24.3.10 ADC6_DR={ADC6_DRH,ADC6_DRL}(0x030C~0x030D)

Table 24-10 ADC6_DR={ADC6_DRH, ADC6_DRL} (0x030C~0x030D)

ADC6_DRH (0x030C)

Bit	7	6	5	4	3	2	1	0
Name	RSV				DH[3]	DH[2]	DH[1]	DH[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

ADC6_DRL (0x030D)

Bit	7	6	5	4	3	2	1	0
Name	DL[7]	DL[6]	DL[5]	DL[4]	DL[3]	DL[2]	DL[1]	DL[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:12]	RSV	Reserved
[11:8]	DH	After the ADC conversion is completed, the higher 4-bit data of channel 6
[7:0]	DL	After the ADC conversion is completed, the lower 8-bit data of channel 6

24.3.11 ADC7_DR={ADC7_DRH,ADC7_DRL}(0x030E~0x030F)

Table 24-11 ADC7_DR={ADC7_DRH, ADC7_DRL} (0x030E~0x030F)

ADC7_DRH(0x030E)

Bit	7	6	5	4	3	2	1	0
Name	RSV				DH[3]	DH[2]	DH[1]	DH[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

ADC7_DRL (0x030F)

Bit	7	6	5	4	3	2	1	0
Name	DL[7]	DL[6]	DL[5]	DL[4]	DL[3]	DL[2]	DL[1]	DL[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:12]	RSV	Reserved
[11:8]	DH	After the ADC conversion is completed, the higher 4-bit data of channel 7
[7:0]	DL	After the ADC conversion is completed, the lower 8-bit data of channel 7

24.3.12 ADC8_DR={ADC8_DRH,ADC8_DRL}(0x0310~0x0311)

Table 24-12 ADC8_DR={ADC8_DRH, ADC8_DRL} (0x0310~0x0311)

ADC8_DRH (0x0310)

Bit	7	6	5	4	3	2	1	0
Name	RSV				DH[3]	DH[2]	DH[1]	DH[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

ADC8_DRL (0x0311)

Bit	7	6	5	4	3	2	1	0
Name	DL[7]	DL[6]	DL[5]	DL[4]	DL[3]	DL[2]	DL[1]	DL[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:12]	RSV	Reserved
[11:8]	DH	After the ADC conversion is completed, the higher 4-bit data of channel 8
[7:0]	DL	After the ADC conversion is completed, the lower 8-bit data of channel 8

24.3.13 ADC9_DR={ADC9_DRH,ADC9_DRL}(0x0312~0x0313)

Table 24-13 ADC9_DR={ADC9_DRH, ADC9_DRL} (0x0312~0x0313)

ADC9_DRH (0x0312)

Bit	7	6	5	4	3	2	1	0
Name	RSV				DH[3]	DH[2]	DH[1]	DH[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

ADC9_DRL (0x0313)

Bit	7	6	5	4	3	2	1	0
Name	DL[7]	DL[6]	DL[5]	DL[4]	DL[3]	DL[2]	DL[1]	DL[0]

Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:12]	RSV	Reserved
[11:8]	DH	After the ADC conversion is completed, the higher 4-bit data of channel 9
[7:0]	DL	After the ADC conversion is completed, the lower 8-bit data of channel 9

24.3.14 ADC10_DR={ADC10_DRH,ADC10_DRL}(0x0314~0x0315)

Table 24-14 ADC10_DR={ADC10_DRH, ADC10_DRL} (0x0314~0x0315)

ADC10_DRH (0x0314)

Bit	7	6	5	4	3	2	1	0
Name	RSV				DH[3]	DH[2]	DH[1]	DH[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

ADC10_DRL (0x0315)

Bit	7	6	5	4	3	2	1	0
Name	DL[7]	DL[6]	DL[5]	DL[4]	DL[3]	DL[2]	DL[1]	DL[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:12]	RSV	Reserved
[11:8]	DH	After the ADC conversion is completed, the higher 4-bit data of channel 10
[7:0]	DL	After the ADC conversion is completed, the lower 8-bit data of channel 10

24.3.15 ADC11_DR={ADC11_DRH,ADC11_DRL}(0x0316~0x0317)

Table 24-15 ADC11_DR={ADC11_DRH, ADC11_DRL}(0x0316~0x0317)

ADC11_DRH(0x0316)

Bit	7	6	5	4	3	2	1	0
Name	RSV				DH[3]	DH[2]	DH[1]	DH[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

ADC11_DRL(0x0317)

Bit	7	6	5	4	3	2	1	0
Name	DL[7]	DL[6]	DL[5]	DL[4]	DL[3]	DL[2]	DL[1]	DL[0]
Type	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:12]	RSV	Reserved
[11:8]	DH	After the ADC conversion is completed, the higher 4-bit data of channel 10
[7:0]	DL	After the ADC conversion is completed, the lower 8-bit data of channel 10

25 DAC

25.1.1 DAC Function Block Diagram




Figure 25-1 DAC function block diagram

Note:

1. DAC0 output has no current driving capacity and can only carry capacitive load. If it needs to be used as resistive load outside the chip, it needs to be followed by operational amplifier voltage for output
2. For DAC0 output to P2.6/DAC pin, P2_AN[6]=1 and P2_OE[6]=1 should be configured
3. DAC0 uses VREF as the reference voltage, enabling DAC by configure VREFEN=1, DACEN=1,

25.1.2 DAC_CR (0x4035)

Table 25-1 DAC_CR (0x4035)

Bit	7	6	5	4	3	2	1	0
Name	DACEN	DACMOD	RSV					
Type	R/W	R/W	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	DACEN	DAC enabled 0: Disable. 1: Enabled.
[6]	DACMOD	DAC mode settings 0: normal mode, the voltage range of DAC output is 0 to VREF. 1: semi-voltage conversion mode, DAC output voltage range is VHALF to VREF.

[5:0]	RSV	Reserved
-------	-----	----------

25.1.3 DAC_DR (0x404B)

Table 25-2 DAC_DR (0x404B)

Bit	7	6	5	4	3	2	1	0
Name	DAC_DR							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	DAC_DR	DAC controller data input.

26 DMA

26.1 DMA Functions and Instructions




Figure 26-1 Functional Block Diagram of DMA

DMA sub-module contains a dual-channel DMA controller, which realizes the direct data transfer between peripheral (SPI, UART, I2C) and XRAM. During the transmission, DMA's access to XRAM does not interfere with MCU's normal reading and writing operation of XRAM. The length of the transmission and the starting address of XRAM access can be set, the small end mode or the big end mode is configurable during the transmission, and interrupt enablement is supported.

The operation process of starting DMA is generally as follows: first, the peripheral is configured and enabled; then, according to the requirements, DMA takes over the input and output channels of peripheral through DMAx_CR0[CFG]; set DMA interrupt, transmission length, transmission length and XRAM starting address; then, write DMAx_CR0[EN] and DMAx_CR0[BSY] as 1 to start DMA. After data transmission is completed, the corresponding DMA interrupt can be cleared. When DMA is started again, there is no need to set the configuration bit again. Just write DMAx_CR0[BSY] as 1 to start DMA again.

26.2 DMA Register

26.2.1 DMA0_CR0 (0x403A)

Table 26-1 DMA0_CR0 (0x403A)

Bit	7	6	5	4	3	2	1	0
Name	DMAEN	DMABSY	DMACFG			DMAIE	ENDIAN	DMAIF
Type	R/W	R/W1	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	DMAEN	DMA channel 0 enablement
[6]	DMABSY	DMA channel 0 busy state/start Read: 0: the transmission of channel 0 is completed or not in transmission state.

		<p>1: the transmission of channel 0 is transmitting.</p> <p>Write:</p> <p>0: no sense.</p> <p>1: start channel 0 to start transmission.</p>
[5:3]	DMACFG	<p>Channel 0 peripheral selection</p> <p>000: from UART to XRAM</p> <p>001: from XRAM to UART.</p> <p>010: from I2C to XRAM</p> <p>011: from XRAM to I2C</p> <p>100: from SPI to XRAM</p> <p>101: from XRAM to SPI</p> <p>Cannot be changed when channel 0 state is busy.</p>
[2]	DMAIE	<p>DMA interrupt request enablement</p> <p>0: DMA is prohibited from making interrupt requests to MCU.</p> <p>1: enable the interrupt request sent to MCU by DMA. When the interrupt flag CH0INT or CH1INT is 1, an interrupt request is issued to MCU.</p>
[1]	ENDIAN	<p>DMA data transfer sequence mode.</p> <p>0: high byte is received or sent first.</p> <p>1: the low byte is received or sent first.</p> <p>This bit setting is for 16-bit data mode and should be configured to 0 for 8-bit data mode.</p> <p>Cannot be changed when channel 0 or channel 1 is busy.</p>
[0]	DMAIF	<p>DMA channel 0 transfers completion interrupt flag. It's set by hardware, it's cleared by software.</p> <p>0: no interrupt is generated.</p> <p>1: channel 0 transmission completion flag. (when INTEN=1, an interrupt request is made to the MCU, otherwise only flags are generated)</p>

26.2.2 DMA1_CR0 (0x403B)

Table 26-2 DMA1_CR0 (0x403B)

Bit	7	6	5	4	3	2	1	0
Name	DMAEN	DMABSY	DMACFG			DBGSW	DBGEN	DMAIF
Type	R/W	R/W1	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	DMAEN	DMA channel 1 enablement
[6]	DMABSY	<p>DMA channel 1 busy state/start</p> <p>Read:</p> <p>0: channel 1 transmission is completed or not in transmission state.</p> <p>1: channel 1 is transmitting.</p> <p>Write:</p> <p>0: nonsense.</p>

		1: start channel 1 to start transmission.
[5:3]	DMACFG	Channel 1 peripheral selection 000: from UART to XRAM 001: from XRAM to UART. 010: from I2C to XRAM 011: from XRAM to I2C 100: from SPI to XRAM 101: from XRAM to SPI Cannot be changed when channel 1 state is busy.
[2]	DBGSW	DEBUG mode area selection 0: DEBUG area selects XSFR (export address space: 0x4020 ~ 0x40FF) 1:DEBUG area selects XRAM (export address space: 0x0000 ~ 0x0317)
[1]	DBGEN	DEBUG mode enabled 0: normal mode 1: the DEBUG mode When CH1CFG is configured to 101 and DBG_EN=1, DMA will enter DEBUG mode, and when SPI_EN=1, SPI will be 3-line only-send master mode (MISO line is invalid). DMA automatically and repeatedly sends the relevant data of DBG_SW region through SPI MOSI, and CHIBA/CHILEN is used to specify the address in the region. When sending, NSS automatically becomes low, and after each transmission cycle, NSS automatically becomes high level once, and then continues to send in the next cycle. When you enter DEBUG mode, DMA0CH1 interrupts are automatically turned off.
[0]	DMAIF	DMA channel 1 transfers complete interrupt flag. It's set by hardware, it's cleared by software. 0: no interrupt is generated. 1: channel 1 transmission completion flag. (when INTEN=1, an interrupt request is made to the MCU, otherwise only flags are generated)

26.2.3 DMA0_CR1 (0x403C)

Table 26-3 DMA0_CR1H (0x403C)

Bit	7	6	5	4	3	2	1	0
Name	CH0LEN						CH0BA[9:8]	
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 26-4 DMA0_CR1L (0x403D)

Bit	7	6	5	4	3	2	1	0
Name	CH0BA[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:10]	CH0LEN[15:10]	Write: the XRAM data transfer length of DMA channel 0. Cannot be changed when channel 0 state is busy. When ENDIAN=1, CH0LEN is recommended to be odd. Read: which byte is currently transferred by DMA channel 0 (0 represents the first byte).
[9:0]	CH0BA[9:0]	The XRAM first address of DMA channel 0. Cannot be changed when channel 0 state is busy. Note that the XRAM address space region transmitted by channel 0 is CH0BA[9:0] ~ (CH0BA[9:0] + CH0LEN[5:0]).

26.2.4 DMA1_CR1 (0x403E)

Table 26-5 DMA1_CR1H (0x403E)

Bit	7	6	5	4	3	2	1	0
Name	CH1LEN						CH1BA[9:8]	
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Table 22-6 DMA1_CR1L (0x403F)

Bit	7	6	5	4	3	2	1	0
Name	CH1BA[7:0]							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[15:10]	CH1LEN[15:10]	Write: the XRAM data transfer length of DMA channel 1. Cannot be changed when channel 1 state is busy. When ENDIAN=1, CH1LEN is recommended to be odd. Read: which byte is currently transferred by DMA channel 1 (0 represents the first byte).
[9:0]	CH1BA[9:0]	The XRAM first address of DMA channel 1. Cannot be changed when channel 1 state is busy. Note that the XRAM address space region transmitted by channel 1 is CH1BA[9:0] ~ (CH1BA[9:0] + CH1LEN[5:0]).

When DMA channel peripherals are selected as I2C (including I2C to XRAM and XRAM to I2C), the START+Address interrupt of I2C communication still needs to be cleared by software. When I2C is slave machine, if STOP is encountered, the software needs to clear register I2C_SR[STOP] to clear the I2C interrupt, and DMA transfer should be restarted.

27 VREF

27.1 Operation Instructions for The VREF Module




Figure 27-1 Port input and output of the VREF module

The port condition of the VREF module is shown in Figure 27-1. VREF is a reference voltage generation module that provides an internal reference to the ADC.

To make the VREF work, the registers need to be configured as follows: VREFEN=1, VREFVSEL selects the output voltage, see Table 27-1 for details. If VREF voltage needs to be output to chip pin, configure P3_AN[5]=1. VREF voltage is used for the reference voltage of ADC and DAC in the chip. (Note: EU6812S2 can only use VDD5 as reference voltage.)

27.2 Registers in The VREF Module

27.2.1 VREF_VHALF_CR (XRAM: 0x404F)

Table 27-1 VREF_CR (0x404F)

Bit	7	6	5	4	3	2	1	0
Name	VREFVSEL		RSV	VREFEN	RSV			VHALFEN
Type	R/W		R	R/W	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:6]	VREFVSEL	VREF module output reference voltage selection terminal 01: VDD5 00: 4.5 V 11: 4V 10: 3V
[5]	RSV	Reserved
[4]	VREFEN	The VREF module enable signals used for providing an internal reference to the ADC 0: Disable internal VREF references, such as setting P3_AN[5]=1, and external references input from P3.5 1: Enable internal VREF reference, such as setting P3_AN[5]=1, output internal VREF reference to P3.5 pin, connect 0.1~1μF capacitance to improve VREF stability
[3:1]	RSV	Reserved
[0]	VHALFEN	Enable VHALF 0: Disable 1: Enable

28 VHALF

28.1 VHALF Module Operation Instructions




Figure 28-1 Port input and output of the VHALF module

Figure 28-1 shows the ports of the VHALF module. The role of VHALF is to generate a reference voltage. To make the VHALF module work properly, configure the register as follows: $VHALFEN=1; P3_AN[2]=1$, output VHALF voltage to P3.2 pin.

28.2 Register of The VHALF Module

The VHALF configuration register refer to Table 27-1 .

29 Op Amp

EU6812Lx2/61x2 integrate three high-speed independent operational amplifiers (op amps), AMP0, AMP1 and AMP2. Each op amp has a separate enable bit. EU6812N/S、EU6861N/NF integrate only one op amp AMP0.




Figure 29-1 Schematic diagram of operation amplification module

29.1 Op Amp Operation Instructions

29.1.1 Bus Current Op Amp (AMP0)

The AMP0 connection is shown in Figure 29-2.




Figure 29-2 Bus current operation (AMP0)

For enabling functioning of the block, the AMP0EN bit must be set to 1.

The pins corresponding to the input and output terminals of the bus current operational amplifier are shown in Figure 29-2. Before enabling AMP0, all three GPIO ports related to AMP0 should be turned into analog mode, namely P2.7, P3.0 and P3.1, and P2_AN[7]=1 and P3_AN[1:0]=11B.

29.1.2 Phase Current Op Amp (AMP1/AMP2)

29.1.2.1 AMP1




Figure 29-3 AMP1 input/output related pins

If enabling phase current AMP1, AMP1EN=1 must be configured.

The pin corresponding to the input and output end of the phase current operational amplifier is shown in Figure 29-3. Before enabling AMP1 amp, all three GPIO ports related to AMP1 amp should be converted into analog mode, namely P1.6, P1.7 and P2.0, and P1_AN[7:6]=11B and P2_AN[0]=1B.

29.1.2.2 AMP2




Figure 29-4 AMP2 input/output related pad

AMP2EN=1 is required if AMP2 is to be enabled.

The pin corresponding to the input and output terminals of the phase current operational amplifier is shown in Figure 29-4. Before enabling AMP2 op amp, all three GPIO ports related to this op amp should be made into analog mode, that is, P2.1, P2.2 and P2.3 should be made into analog mode, and P2_AN[3:1]=111B.

29.2 AMP0/AMP1/AMP2 PGA Input Mode




Figure 27-5 Diagram of AMP0 PGA Differential Input Mode




Figure 27-6 Diagram of AMP1 PGA Differential Input Mode




Figure 27-7 Diagram of AMP2 PGA Differential Input Mode

When using AMP_x(x=0,1,2) PGA differential input mode, the positive and negative inputs of AMP0 are connected with a 1kΩ resistor in the external circuit respectively. The amplification gain is shown in the figure above.




Figure 27-8 Diagram of AMP0 PGA Differential Input Mode (negative inputs connected to internal GND)




Figure 27-9 Diagram of AMP1 PGA Differential Input Mode(negative inputs connected to internal GND)




Figure 27-10 Diagram of AMP2 PGA Differential Input Mode (negative inputs connected to internal GND)

When using AMP_x(x=0,1,2) PGA differential input mode, AMP_x negative input needs to be suspended. After configuring AMP12M_GND/AMP0M_GND = 1, negative input is connected to internal GND in the chip, the reference voltage V_{HALF} is 25/64*V_{REF}.

The relationship between the output and the input of operational amplifier with negative input connected to internal GND is shown as follow:

AMP_GAIN = 2x : $V_{out} = 7/6 * V_{half} + 7/3 * V_1$.

AMP_GAIN = 4x : $V_{out} = 6/5 * V_{half} + 24/5 * V_1$.

AMP_GAIN = 8x : $V_{out} = 11/9 * V_{half} + 88/9 * V_1$

AMP_GAIN = 16x : $V_{out} = 21/17 * V_{half} + 336/17 * V_1$

29.3 Op Amp Register

29.3.1 AMP_CR (0x404E)

Table 29-1 AMP_CR (0x404E)

Bit	7	6	5	4	3	2	1	0
Name	RSV					AMP2EN	AMP1EN	AMP0EN
Type	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:3]	RSV	Reserved
[2]	AMP2EN	Enable AMP2
[1]	AMP1EN	Enable AMP1
[0]	AMP0EN	Enable AMP0

29.3.2 CMP_AMP (0x40f2)

Table 29-2 CMP_AMP (0x40f1)

Bit	7	6	5	4	3	2	1	0
Name	DAC_D_0	AMP_PH_GAIN[2:0]			AMP0_GAIN[2:0]			CMP3P4M_FS
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

BIT	Name	Description
[7]	DAC_D_0	LSB of DAC0 controller
[6:4]	AMP_PH_GAIN	Operational amplifier AMP1&2 PGA gain setting(the specified input connected with a 1kΩ resistor in the external circuit respectively) 000: The gain is configured by the external circuit 001: 2X 010: 4X 011: 8X 100: 16X 101: Reserved 110: The gain is configured by the external circuit 111: The gain is configured by the external circuit

[3:1]	AMP0_GAIN	Operational amplifier AMP0 PGA gain setting(the specified input connected with a 1kΩ resistor in the external circuit respectively) 000: The gain is configured by the external circuit 001: 2X 010: 4X 011: 8X 100: 16X 101: Reserved 110: The gain is configured by the external circuit 111: The gain is configured by the external circuit
[0]	CMP3P4M_FS	CMP3 positive input (P2.7) and CMP4 negative input function transfer enable 0: Disable 1: Enable

29.3.3 TSD_ADJ(0x40f3)

Table 29-3 TSD_ADJ (0x40f3)

Bit	7	6	5	4	3	2	1	0
Name	RSV				AMP12M_GND	AMP0M_GND	TSDADJ3	TSDADJ0_0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

BIT	Name	Description																				
[7:4]	RSV	Reserved																				
[3]	AMP12M_GND	AMP1&2 GPA Mode Enable (When in PGA mode,P1.7/P2.2 connected to the internal GND, $V_{HALF} = 25/64 * V_{REF}$) 0: Disable 1: Enable																				
[2]	AMP0M_GND	AMP0 GPA Mode Enable (When in PGA mode,P3.0 connected to the internal GND, $V_{HALF} = 25/64 * V_{REF}$) 0: Disable 1: Enable																				
[1:0]	TSDADJ3/ TSDADJ0_0	TSDADJ[3:0] is made up of EVT_FILTER[6:5] and TSDADJ3/TSDADJ0_0, TSDADJ3 is MSB, TSDADJ0_0 is LSB Table 29-4 TSDADJ <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>TSD_ADJ[3:0]</th> <th>Temperature (°C)</th> </tr> </thead> <tbody> <tr><td>1000</td><td>65</td></tr> <tr><td>1001</td><td>70</td></tr> <tr><td>1010</td><td>75</td></tr> <tr><td>1011</td><td>80</td></tr> <tr><td>1100</td><td>86</td></tr> <tr><td>1101</td><td>91</td></tr> <tr><td>1110</td><td>97</td></tr> <tr><td>1111</td><td>103</td></tr> <tr><td>0000</td><td>105</td></tr> </tbody> </table>	TSD_ADJ[3:0]	Temperature (°C)	1000	65	1001	70	1010	75	1011	80	1100	86	1101	91	1110	97	1111	103	0000	105
TSD_ADJ[3:0]	Temperature (°C)																					
1000	65																					
1001	70																					
1010	75																					
1011	80																					
1100	86																					
1101	91																					
1110	97																					
1111	103																					
0000	105																					

		0001	115
		0010	120
		0011	128
		0100	135
		0101	142
		0110	150
		0111	Reserved

30 Comparator

30.1 Comparator Operation Instructions

30.1.1 Comparator CMP3




Figure 30-1 Input and output related signals of comparator CMP3

If you want to enable the comparator CMP3, you need to configure:

1. Configure the reference voltage of the negative input and CMP3, which can be the on-chip DAC0 output voltage or the external circuit input voltage. When the reference voltage is the external circuit input voltage, need to configure P2_AN[6] and P2_OE[6] to 1. When DAC0 output is selected, shunt an external capacitance between P2.6 and ground (recommended capacitance 100pF. output voltage will be stable after a period of DAC0 output);
2. Configure CMP_CR1[CMP3MOD] to select single comparator input, dual comparator input, and triple comparator input modes;
3. Configure CMP_CR1[CMP3HYS] to enable or disable hysteresis;
4. Set CMP_CR1[CMP3EN] = 1 to enable CMP3.

The pins corresponding to the input and output terminals of the comparator are shown in Figure 30-1. There are three input modes for CMP3, which are determined by CMP_CR1[CMP3MOD].




Figure 30-2 CMP3MOD[1:0]=00B, select the single comparator input mode




Figure 30-3 CMP3MOD[1:0]=01B, select double comparators input mode




Figure 30-4 CMP3MOD[1:0]=1XB, select three comparators input mode

30.1.1.1 Bus Current Protection

When the overcurrent protection signal is generated, hardware automatically clears DRV_OUT[MOE] and outputs the idle voltage to stop the motor drive and protect the chip and motor. Configure EVT_FILT[MOEMD] = 01 to enable the overcurrent protection function, which automatically turns off the output and generates an overcurrent protection interrupt request when the current exceeds the threshold. Configure EVT_FILT[MOEMD] = 00, output will be not automatically turned off when the current exceeds the threshold. However, hardware generates an overcurrent protection interrupt request.

According to the EVT_FILT[EFSRC], bus current protection events can be generated by comparator CMP3 or by external interrupt INT0. When the chip is externally connected to IPM module to control the motor, FALUT signal of IPM is connected to the input source of INT0. If configure EVT_FILT[EFSRC] = 1, and bus current protection signal is generated through external interrupt INT0, at which time the protection interrupt is external interrupt INT0. If configure EVT_FILT[EFSRC] = 0. The bus current protection signal is generated by the comparator CMP3. By comparing the sampled voltage on the bus, generate the protection signal at which time the protection interrupt is CMP3's interrupt.

The input signal of bus current protection event can be filtered by configuring EVT_FILT[EFDIV] != 0, select one of filtering width of 4/8/16 clock cycles by configuring EVT_FILT [EFDIV] = 01/10/11 of EVT_FILT. After enabling filtering function, the filtered signal will delay about 4~5/8~9/16~17 clock cycles compared with the signal before filtering.

When CMP3 used for bus current protection, cooperate internal module to close directly the output to motor, to achieve protection.




Figure 30-5 Diagram of clearing MOE when the bus current protection is generated

According to CMP3IM, generate the interrupt during rising edges. If $EVT_FILT[MOEMD] = 01$, produce protection events, shut down output automatically and generate the interrupt for protection. If $EVT_FILT[MOEMD] = 0$, bus protection events is generated by CMP3. By comparing the sampling voltage value of bus, produce protection signals. Configuration $EVT_FILT[EFDIV] = 01/10/11$ to select filter width from one of 4/8/16 clock cycles, filtered signal delays about 4~5/8~9/16~17 clock cycles compared with the signal before filter. As shown in figure 27-5, when the comparator is the input voltage of the positive terminal voltage is higher than the negative input, $CMP3_OUT1$ is set, produce CMP3 compare interrupt, hardware automatically clear MOE after EFDIV filtering (MOE), 6 outputs are shut off, so as to protect.

30.1.1.2 Cycle-by-cycle current limit

Cycle-by-cycle current limit is mainly applied to square wave control of BLDC. $EVT_FILT [MOEMD] = 10$ is configured to generate the protection event, close automatically the output and automatically enable MOE of overflow event of DRV counter. $EVT_FILT[MOEMD] = 11$ is configured to generate the protection event and close automatically the output, and MOE is set automatically every 5us and at overflow or underflow event of DRV counter.

Cycle-by-cycle current limit requires the $CMP_CR0[CMP3IM]$ to be configured, and the interrupt of CMP3 will be generated at the same time. If no interrupt is needed, the interrupt priority of CMP3 can be set to the lowest, and an empty CMP3 interrupt processing function can be written at the same time.




Figure 30-6 Cycle-by-cycle in MOEMD=10 mode




Figure 30-7 Cycle-by-cycle in MOEMD=11 mode

30.1.2 Comparator CMP4

Comparator CMP4 is a hysteresis comparator. Refer to Figure 30-8, judge whether the flip of CMP4 is triggered only by external interrupt 0. Select one of comparators's output according CMPSEL. When CMP4 is enabled, CMP3MOD[1:0] cannot be 01B. CMP4 is generally not used alone, with CMP3 to receive cycle-by-cycle current limit at BLDC square wave control.

To enable CMP4, the usage of configuring CMP4 is as follows:

1. P2_AN[3]=1, P2_AN[7]=1, P2.3/CMP4P and P2.7/CMP4M pins are configured as analog mode
2. CMP_CR2[CMP4EN] = 1, enable CMP4
3. Configure LVSR[EXT0CFG] to use CMP4 to trigger an external interrupt INT0
4. Clear the external interrupt INT0 flag and set the trigger edge of INT0 to enable the external interrupt INT0.
5. The external interrupt INT0 is triggered when the comparator output is flipped from 1 to 0




Figure 30-8 Schematic diagram of CMP4 module

30.1.3 Comparator CMP0

The comparator CMP0 has a variety of comparison modes, which can automatically enable CMP0, CMP1 and CMP2 according to the configuration, and can be used for real-time detection of the position and speed of the motor rotor.

CMP0OUT ~ CMP2OUT of 3-channel output signal of the comparator CMP0 first passes TIM1 filtering and sampling module, so TIM1_CR3[T1TIS]=01B should be ensured before using CMP0. The CMP_SR result about CMP0 is generated based on CMP0, otherwise the CMP_SR result about CMP0 is generated based on

HALL signal, refer 16.1.2

CMP0MOD[1:0]=00B, select no built-in resistance 3-comparator mode. Refer to Figure 30-9, which can be used for motor BEMF detection if off-chip virtual central point resistors exist. The negative input end is fixed to P1.5/CMP0M, and the positive input end is P1.4/CMP0P, P1.6/CMP1P, P2.1/CMP2P. The corresponding output is sent to CMP0OUT, CMP1OUT and CMP2OUT,

No built-in resistance 3-comparator mode register configuration:

1. TIM1_CR3[T1TIS]=01B, select comparator as input
2. CMP0MOD[1:0]=00B, select no built-in resistance 3-comparator mode
3. P1_AN[6:4]=111B, P2_AN[1]=1 configure the relevant ports to be analog mode
4. P1_PU[5:4]=00B, and the reset value is 00B. If there is no modification, this step can be ignored
5. Configure CMP0HYS[2:0], set the required hysteresis voltage, and the reset value is 000B
6. CMP0EN=1, enable comparator
7. The program configures CMP0SEL[1:0] based on requirement, selects one or more input channels, and refers to the description of CMP0SEL in Table 30-3
8. Comparator's output is saved into bits CMP2OUT~CMP0OUT respectively, that is, CMP_SR[2:0]




Figure 30-9 CMP0MOD[1:0]=00B, elect no built-in resistance 3-comparator mode,

Which can be used for motor BEMF detection with off-chip virtual central point resistors.

CMP0MOD[1:0]=01B, select the mode with built-in resistance 3 comparator, refer to Figure 30-10, which can be used for motor BEMF detection with built-in virtual central resistance. The negative input terminal is connected with the built-in resistance central point in the chip, and the positive input terminal is P1.4/CMP0P, P1.6/CMP1P, P2.1/CMP2P. The corresponding output is saved into CMP0OUT, CMP1OUT and CMP2OUT, respectively.

Built-in resistance 3-comparator mode register configuration:

1. TIM1_CR3[T1TIS]=01B, select comparator as input
2. CMP0MOD[1:0]=01B, select the built-in resistance 3 comparator mode
3. P1_AN[6]=1, P1_AN[4]=1, P2_AN[1]=1 configure the relevant ports as analog mode
4. P1_PU[4]=0, and the reset value is 0. If there is no modification, this step can be ignored
5. Configure CMP0HYS[2:0], set the required hysteresis voltage, and the reset value is 000B

6. CMP0EN=1, enable comparator
7. The program configures CMP0SEL[1:0] according to requirement, selects one or more input channels, and refers to the description of CMP0SEL in Table 30-3
8. Comparator's output is saved to bits CMP2OUT~CMP0OUT respectively, that is, CMP_SR[2:0]




Figure 30-10 CMP0MOD[1:0]=01B, select the built-in resistance 3 comparator mode,

Which can be used for motor BEMF detection with built-in virtual central point resistors

CMP0MOD[1:0]=10B, select 3 differential comparators mode, refer to Figure 30-11, which can be used to detect the motor rotor position when differential HALL input. The negative input terminal is P1.5/CMP0M, P1.7/CMP1M, P2.1/CMP2M, and the corresponding positive input terminal is P1.4/CMP0P, P1.6/CMP1P, P2.1/CMP2P, and the corresponding output is sent to CMP0OUT, CMP1OUT and CMP2OUT, respectively.

Configuration of differential comparator mode register:

1. TIM1_CR3[T1TIS]=01B, select comparator as input
2. CMP0MOD[1:0]=10B, select 3 difference comparator mode
3. P1_AN[7:4]=1111B, P2_AN[2:1]=11B, configure the relevant ports as analog mode
4. P1_PU[4]=0, and the reset value is 0. If there is no modification, this step can be ignored
5. Configure CMP0HYS[2:0], set the required hysteresis voltage, and the reset value is 000B
6. CMP0EN=1, enable comparator
7. The program configures CMP0SEL[1:0] as requirement, selects one or more input channels, and refers to the description of CMP0SEL in Table 30-3
8. Comparator output is sent to bits CMP2OUT~CMP0OUT respectively, that is, CMP_SR[2:0]




Figure 30-11 CMP0MOD[1:0]=10B, select 3 differential comparators mode,

which can be used to detect the rotor position of the motor when differential HALL input.

CMP0MOD[1:0]=11B, select the double-comparator mode, refer to Figure 30-12, the negative input end is connected with P1.5/CMP0M, the positive input end is P1.4/CMP0P, P1.3/CMP1PS, and the corresponding output is sent to CMP0OUT and CMP1OUT, respectively.

Dual-comparator mode register configuration:

1. TIM1_CR3[T1TIS]=01B, select comparator as input
2. CMP0MOD[1:0]=11B, select double comparators mode
3. P1_AN[5:3]=111B, P1_OE[3]=0B configure the relevant ports to be analog mode
4. The pull-up resistor of P1[5:3] can be selected to turn on by configuring P1_PU[5:3]=111B or turn off by configuring P1_PU[5:3]=000B, and the reset value is 0. If no modification is made, this step can be ignored. In double comparators mode, the pull-up resistors of P1[5:3] is only used for special occasions, and is normally turned off
5. Configure CMP0HYS[2:0], set the required hysteresis voltage, and the reset value is 000B
6. CMP0EN=1, enabling comparator
7. The program configures CMP0SEL[1:0] according to requirement, selects one or more input channels, and refers to the description of CMP0SEL in Table 30-3
8. Comparator's output is sent to bits CMP1OUT and CMP0OUT respectively, that is, CMP_SR[1:0]




Figure 30-12 dual comparators mode

Hysteresis voltage of comparator 0 can be set up by the register, according to actual demand configure reasonable positive and negative hysteresis voltage.





Figure 30-13 Diagram of hysteresis input and output of CMP0

30.1.4 Comparator Sampling

Comparator sampling function is mainly used for BLDC drives and RSD function, is used to eliminate the interference from the switch. If you apply to the BLDC drives motors please refer to [Sampling](#). If you apply to RSD please refer to [RSD comparator sampling](#).




Figure 30-14 PWM ON sampling mode

The interference reflected in the output of PWM to the comparator is delayed relative to the jump edge of PWM, which is mainly affected by the following factors: the size of driving resistance, MOS switching speed, input delay and hysteresis setting of comparator. As shown in figure 27-14, delaytime is the delay from the output level of IC to the time where comparator detects level. When sample on the high level, the sampling interval should be surrounding by the high level read by the comparator in actual, first set the value of CSOND to exceed the oscillation of the MOS switch. At the same time, if the value of CSOFFD is not set, the end time of the sampling interval is delayed CSOND compared with the falling edge of PWM output wave. At this time, the actual sampling window has jumped out of the time corresponding to the high level (PWM of CMP) on the comparator, so setting the value of CSOFFD makes the actual sampling window close Toffdelay($Toffdelay=CSOND- CSOFFD$) after the falling edge of PWM out wave.




Figure 30-15 PWM OFF sampling mode

Similarly, when performing low level sampling, the sampling interval should be enveloped by the low level actually read on the comparator, and the delay time CSOND is first set to overcome the delay and the oscillation of the MOS switch. At the same time, if the value of CSOFFD is not set, the end time of the sampling interval is the delay CSOND after the rising edge of PWM output wave. At this time, the actual sampling window has jumped out of the time corresponding to the low level (PWM of CMP) on the comparator. Therefore, setting the value of CSOFFD makes the actual sampling window close Toffdelay($Toffdelay=CSOND- CSOFFD$) after the rising edge of PWM out wave

Measure the delay of PWM output to the comparator: clear SAMSEL of CMP_CR3 register to forbid the comparator's sampling function, set the CMPSEL of CMP_CR3 register to output the comparator's comparison value, enable PWM output and comparator, manually rotate the motor to flip the comparator value, and measure the delay between PWM output and the comparator's output.

30.1.5 Comparator Output

The output of the four comparators is connected to the multiplexer, and at the same time, the CMP_CR2 register's CMPSEL selects one of the comparators to output the signal to a specific pin (P0.7).

30.2 Comparator Register

30.2.1 CMP_CR0 (0xD5)

Table 30-1 CMP_CR0 (0xD5)

Bit	7	6	5	4	3	2	1	0
Name	CMP3IM		CMP2IM		CMP1IM		CMP0IM	

Type	R/W		R/W		R/W		R/W	
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:6]	CMP3IM	Comparator CMP3 interrupt mode Refer to the CMP0IM description
[5:4]	CMP2IM	Comparator CMP2 interrupt mode Refer to the CMP0IM description
[3:2]	CMP1IM	Comparator CMP1 interrupt mode Refer to the CMP0IM description
[1:0]	CMP0IM	Comparator CMP0 interrupt mode 00: no interruption 01: interruption occurs at the rising edge 10: interruption occurs at the descending edge 11: both rising and descending edges are interrupted

30.2.2 CMP_CR1 (0xD6)

Table 30-2 CMP_CR1 (0xD6)

Bit	7	6	5	4	3	2	1	0
Name	HALLSEL	CMP3MOD		CMP3EN	CMP3HYS	CMP0HYS		
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	HALLSEL	HALL signal input selection 0: P0.2 / P3.7 / P3.6 1: P1.4 / P1.6 / P2.1
[6:5]	CMP3MOD	The positive input of comparator 3 is selected, refer to Figure 30-1, and the negative input is connected to P2.6 or DAC output. 00: single positive input mode, P2.7 is connected to the positive input terminal, refer to Figure 30-2 01: double comparators mode, P2.0 and P2.3 are connected to the positive input terminal, refer to Figure 30-3 1X: 3 comparators mode, P2.0, P2.3 and P2.7 are connected to the positive input terminal, refer to Figure 30-4
[4]	CMP3EN	Enable CMP3 0: Disable 1: Enable
[3]	CMP3HYS	Hysteresis configuration for comparator 3 0: Disable hysteresis 1: Enable hysteresis

[2:0]	CMP0HYS	<p>CMP0 hysteresis voltage selection</p> <p>000: no hysteresis</p> <p>001: ±2.5mV</p> <p>010: -5 mV</p> <p>011: +5 mV</p> <p>100: ±5 mV</p> <p>101: -10 mV</p> <p>110: +10 mV</p> <p>111: ±10 mV</p>
-------	---------	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

30.2.3 CMP_CR2 (0xDA)

Table 30-3 CMP_CR2 (0xDA)

Bit	7	6	5	4	3	2	1	0
Name	CMP4EN	CMP0MOD		CMP0SEL		RSV		CMP0EN
Type	R/W	R/W	R/W	R/W	R/W	R/W		R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description						
[7]	CMP4EN	<p>Enable CMP4</p> <p>0: Disable</p> <p>1: Enable</p>						
[6:5]	CMP0MOD	<p>Comparator CMP0/1/2 mode settings</p> <p>00: no built-in resistor 3 comparators mode, refer to Figure 30-9</p> <p>01: with built-in resistor 3 comparators mode, refer to Figure 30-10</p> <p>10:3 differential comparators mode, refer to Figure 30-11</p> <p>11: double comparator mode, CMP0, CMP1 works, CMP2 does not work, refer to Figure 30-12</p>						
[4:3]	CMP0SEL	<p>Port combination selection of comparator 0, used in combination with CMP0MOD, the customer generally configures CMP0SEL=00.Under BLDC application, TIM1 will automatically control CMP0SEL. Please refer to Output enablement and polarity</p> <table border="1"> <thead> <tr> <th>CMP0MOD</th> <th>CMP0SEL</th> <th>Functional description</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>00</td> <td>The comparator cmp0/1/2 works at the same time, and the input ends of the three comparators are all connected with CMP0M. The hardware automatically compares the positive input end CMP0P, CMP1P and CMP2P with the common negative input end CMP0M, and the output results are sent to CMP0OUT, CMP1OUT and CMP2OUT, respectively</td> </tr> </tbody> </table>	CMP0MOD	CMP0SEL	Functional description	00	00	The comparator cmp0/1/2 works at the same time, and the input ends of the three comparators are all connected with CMP0M. The hardware automatically compares the positive input end CMP0P, CMP1P and CMP2P with the common negative input end CMP0M, and the output results are sent to CMP0OUT, CMP1OUT and CMP2OUT, respectively
CMP0MOD	CMP0SEL	Functional description						
00	00	The comparator cmp0/1/2 works at the same time, and the input ends of the three comparators are all connected with CMP0M. The hardware automatically compares the positive input end CMP0P, CMP1P and CMP2P with the common negative input end CMP0M, and the output results are sent to CMP0OUT, CMP1OUT and CMP2OUT, respectively						

			01	Comparator CMP0 works, CMP1/2 is idle, positive end is connected to CMP0P, negative end is connected to CMP0M, and output is connected to CMP0OUT
			10	Comparator CMP1 works, CMP0/2 is idle, positive end is connected to CMP1P, negative end is connected to CMP0M, and output is connected to CMP1OUT
			11	Comparator CMP2 works, CMP0/1 is idle, positive end is connected to CMP2P, negative end is connected to CMP0M, and output is connected to CMP2OUT
		01	00	The comparator CMP0/1/2 works at the same time. The input terminals of the three comparators are connected to the center point of built-in BEMF resistance. The hardware automatically compares the positive input CMP0P, CMP1P and CMP2P with the common negative input CMP0M respectively, and the output results are sent to CMP0OUT, CMP1OUT and CMP2OUT, respectively
			01	Comparator 0 selects the port combination corresponding to CMP0, the positive end is connected to CMP0P, the negative end is connected to the center point of built-in BEMF resistance, and the output is connected to CMP0OUT
			10	Comparator 0 selects the port combination corresponding to CMP1, the positive end is connected to CMP1P, the negative end is connected to the center point of built-in BEMF resistance, and the output is connected to CMP1OUT
			11	Comparator 0 selects the port

				combination corresponding to CMP2, the positive end is connected to CMP2P, the negative end is connected to the center point of built-in BEMF resistance, and the output is connected to CMP2OUT
		10	00	The comparator CMP0/1/2 works at the same time. The positive input end of the three comparators is connected to CMP0P, CMP1P and CMP2P respectively, and the corresponding negative input end is connected to CMP0M, CMP1M and CMP2M respectively. The output results are sent to CMP0OUT, CMP1OUT and CMP2OUT respectively
			01	Comparator 0 selects the port combination corresponding to CMP0, the positive input end is connected to CMP0P, the negative input end is connected to CMP0M, and the output end is connected to CMP0OUT
			10	Comparator 0 selects the port combination corresponding to CMP1, the positive input end is connected to CMP1P, the negative input end is connected to CMP1M, and the output end is connected to CMP1OUT
			11	Comparator 0 selects the port combination corresponding to CMP2, the positive input end is connected to CMP2P, the negative input end is connected to CMP2M, and the output end is connected to CMP2OUT
		11	00	The comparator CMP0/1 works at the same time. The positive input end is connected to CMP0P and CMP1PS, and the negative input end is fixed to CMP0M. The output

				results are sent to CMP0OUT and CMP1OUT respectively
			01	Comparator 0 selects the port combination corresponding to CMP0, that is, the positive input end is connected to CMP0P, the negative input end is connected to CMP0M, and the output end is connected to CMP0OUT
			10	Comparator 0 selects the port combination corresponding to CMP1, that is, the positive input end is connected to CMP1PS, the negative input end is connected to CMP0M, and the output end is connected to CMP1OUT
			11	Reserved
[2:1]	RSV	Reserved		
[0]	CMP0EN	CMP0 Enable 0: Disable 1: Enable		

30.2.4 CMP_CR3 (0xDC)

Table 30-4 CMP_CR3 (0xDC)

Bit	7	6	5	4	3	2	1	0
Name	CMPDTEN	DBGSEL		SAMSEL		CMPSEL		
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	CMPDTEN	Enable comparator dead zone sampling 0: Disable 1: Enable
[6:5]	DBGSEL	DEBUG signal selection Select one debug signal output to port P01 00: debug signal is not enabled 01: square wave freewheeling mask end and zero crossing signal. Refer to Debug of Freewheeling Mask and Commutation 10: ADC trigger signal 11: comparator sampling interval, refer to Comparator debugging
[4:3]	SAMSEL	Enable comparator CMP0,CMP1,CMP2 and ADC in PWM on/off sampling function, refer to Comparator debugging 00: sampling on on and off, no delay sampling on

		01: only off sampling, the delay of sampling according to CMP_SAMR 10: only on sampling, the delay of sampling according to CMP_SAMR 11: both on and off sampling, the delay of sampling according to CMP_SAMR
[2:0]	CMPSEL	Comparator output selection Select one comparator signal output to port, refer to Comparator debugging 000: no output 001: CMP0 010: CMP1 011: CMP2 100: CMP3 101: CMP4 110: Reserved 111: ADC calculation results compare bits

30.2.5 CMP_SAMR (0x40AD)

Table 30-5 CMP_SAMR (0x40AD)

Bit	7	6	5	4	3	2	1	0
Name	CMP_SAMR							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	1

Bit	Name	Description
[7:4]	CSOND	Comparator CMP0,CMP1 and CMP2 delay of the sampling start When PWM off->on or PWM on->off, MOS tube on and off will interfere with the comparator, and CSOND is set to delay sampling start of comparators CMP0, CMP1 and CMP2 to avoid interference. Calculating CSOND need to take into account the delay generated by the drive circuit. Suppose the MCU clock is 24MHz(41.67ns) Delay time = CSOND x 41.67 x 8ns Note: CSOND must >= CSOFFD Please refer to Sampling for application of BLDC driver and refer to RSD comparator sampling for application of RSD.
[3:0]	CSOFFD	Comparator CMP0,CMP1,CMP2 close sampling time When PWM off->on or PWM on->off, MOS tube on and off will interfere with the comparator. PWM reflects the interference of comparator, and CSOFFD is set to shield the interference stage of comparator. Suppose the MCU clock is 24MHz(41.67ns) Close sampling time = CSOFFD x 41.67 x 8ns Note: CSOND must >= CSOFFD Please refer to Sampling of BLDC driver and refer to RSD comparator sampling for application of RSD.

30.2.6 CMP_SR (0xD7)

Table 30-6 CMP_SR (0xD7)

Bit	7	6	5	4	3	2	1	0
Name	CMP3IF	CMP2IF	CMP1IF	CMP0IF	CMP3OUT	CMP2OUT	CMP1OUT	CMP0OUT
Type	R/W0	R/W0	R/W0	R/W0	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	CMP3IF	Compare interrupt flag of CMP3 The CMP3 interrupt event is generated and the bit is set by hardware. It is cleared by software. 0: no event occurred. 1: interrupt event occurred.
[6]	CMP2IF	Compare interrupt flags of CMP2 The CMP2 interrupt event is generated and the bit is set by hardware. It is cleared by software. TIM1_CR3[T1TIS]=01b must be configured, otherwise it is the interrupt flag of HALL. 0: no event occurred 1: interrupt event occurred
[5]	CMP1IF	Compare interrupt flags of CMP1 The CMP1 interrupt event is generated and the bit is set by hardware. It is cleared by software. TIM1_CR3[T1TIS]=01b must be configured, otherwise it is the interrupt flag of HALL. 0: no event occurred 1: interrupt event occurred
[4]	CMP0IF	Compare interrupt flag of CMP0 The CMP0 interrupt event is generated and the bit is set by hardware. It is cleared by software. TIM1_CR3[T1TIS]=01b must be set, otherwise it is the interrupt flag of HALL. 0: no event occurred 1: interrupt event occurred
[3]	CMP3OUT	Compare the results of CMP3 0: the current comparison result of CMP3 is 0 1: the current comparison result of CMP3 is 1
[2]	CMP2OUT	Compare the results of CMP2 comparisons TIM1_CR3[T1TIS]=01b must be set; otherwise, it is the current level of HALL. 0: the current comparison result of CMP2 is 0 1: the current comparison result of CMP2 is 1
[1]	CMP1OUT	Compare the results of CMP1 TIM1_CR3[T1TIS]=01b must be set; otherwise, it is the current level of HALL. 0: the current comparison result of CMP1 is 0

		1: the current comparison result of CMP1 is 1
[0]	CMP0OUT	Compare the results of CMP0 TIM1_CR3[T1TIS]=01b must be set; otherwise, it is the current level of HALL. 0: the current comparison result of CMP0 is 0 1: the current comparison result of CMP0 is 1

30.2.7 EVT_FILT (0xD9)

Table 30-7 EVT_FILT (0xD9)

Bit	7	6	5	4	3	2	1	0
Name	TSDEN	TSDADJ		MOEMD		EFSRC	EFDIV	
Type	R/W	R/W		R/W	R/W	R/W	R/W	
Reset	0	1	1	0	0	0	0	0

Bit	Name	Description
[7]	TSDEN	The Temperature sensor detects enable. 0: Disable 1: Enable.
[6:5]	TSDADJ	Temperature sensor detect adjustment. refer to Table 29-4
[4:3]	MOEMD	MOE signal hardware zeroing and enabling The occurrence of bus current overshoot event will make the MOE hardware reset and enable 00: MOE does not reset automatically 01: MOE is cleared automatically 10: MOE reset automatically, and the overflow event on DRV counter automatically enables MOE (mainly used for square wave) 11: MOE reset automatically, and automatically enables MOE (mainly used for square wave) on the overflow or underflow events of DRV counter or every 5us.
[2]	EFSRC	Bus current protection event filter module input source 0: comparator CMP3, the protection interrupt is CMP3 interrupt 1: external interrupt INT0, the protection interrupt is external interrupt INT0
[1:0]	EFDIV	Bus current protection event filtering width: 00: no filtering 01:4 system clock cycles 10:8 system clock cycles 11:16 system clock cycles

31 Power Supply Module

31.1 LDO

31.1.1 LDO Module Operation Instructions




Figure 31-1 Function block diagram of power module

The port corresponding to the LDO module is shown in Figure 31-1. The function of LDO is to reduce the input power supply to 5V VDD5 and 1.8V VDD18, respectively, to supply power to the internal analog and digital modules of the chip. VDD5 can be selected as internal LDO5 generation or external supply, which is determined by VCC_MODE.

EU6812x2:

Single power supply high voltage mode (VCC_MODE=0). VCC= 5~24V. Refer to Figure 31-2.

Dual power mode ($VCC_MODE=1$), $VCC \geq VDD5$. $VCC=5\sim 36V$, $VDD5=5V$. Refer to Figure 31-3.
 Single power supply low-voltage mode ($VCC_MODE=1$). $VCC=VDD5=3\sim 5.5V$. Refer to Figure 31-4.
 EU6862L/Q:
 Single Supply HV Mode: $VCC=12\sim 20V$. Refer to Figure 31-2
 EU6861Q2:
 Mode 1: $VCC_MODE=0$, $VCC=5\sim 24V$, $VDRV=7\sim 18V$
 Mode 2: $VCC_MODE=1$, $VCC=VDD5=3\sim 5.5V$, $VDRV=7\sim 18V$
 EU6861N2/EU6861NF2:
 Mode 1: $VCC=5\sim 24V$, $VDRV=7\sim 18V$
 Note: $VCC_MODE=1$, the Voltage is $VDD5$




Figure 31-2 Single-supply high-voltage mode power connection




Figure 31-3 Dual power mode power connection




Figure 31-4 Single-supply low-voltage mode power connection

31.2 Low Pressure Test

31.2.1 Operation Instructions of Low-Voltage Detection Module




Figure 31-5 Low voltage detection module

To enable the low-voltage detection module, the registers need to be configured as follows: LVDENB=0.

31.2.2 CCFG2:RST_MOD (0x401D)

Table 31-1 Low voltage detection module related register 1

Bit	7	6	5	4	3	2	1	0
Name	LVRSEL		WDTBTEN	WDTRSTEN	RSV		LVWSEL	
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:6]	LVRSEL	Low voltage reset voltage selector. The low voltage reset detects the voltage value of VDD5. 00: the corresponding VDD5 reset voltage is 2.8V; 01: the corresponding VDD5 reset voltage is 3.0V; 10: the corresponding VDD5 reset voltage is 3.5V; 11: the corresponding VDD5 reset voltage is 3.8V.
[5:2]		Please refer to table 33-2.
[1:0]	LVWSEL	Low voltage warning voltage selector. The low voltage early warning detects the VCC voltage value. 00: the corresponding VCC warning voltage is 7V; 01: the corresponding VCC warning voltage is 8V; 10: the corresponding VCC warning voltage is 9V; 11: the corresponding VCC warning voltage is 10V.

31.2.3 CCFG1:CK_RST_CFG (0x401E)

Table 31-2 Low-voltage detection module related registers 2

Bit	7	6	5	4	3	2	1	0
Name	LVWENB	LVWIE	WDTEN	RSV		FCK_SEL		RSV
Type	R/W	R/W	R/W	R		R/W		R
Reset	0	0	0	0		0		0

Bit	Name	Description
[7]	LVWENB	Low voltage early warning enabled 0:Enable 1:Disable
[6]	LVWIE	VCC low voltage alarm interrupts enabling, and LVWSEL sets the VCC early warning voltage threshold. 0: shut down 1: enable. If low voltage alarm is needed to enable interrupt, it must also enable low voltage reset detection circuit (i.e. LVDENB=0).
[5:0]		Please refer to Table 36-1

31.2.4 LVSR (0xDB)

Table 31-3 LVSR (0xDB)

Bit	7	6	5	4	3	2	1	0
Name	RSV		EXT0CFG			TSDF	LVWF	LVWIF
Type	R	R	R/W	R/W	R/W	R	R	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:6]	RSV	Reserved
[5:3]	EXT0CFG	The P0 interface configuration of Interrupt 0 000: configure P0.0 as the external interrupt 0 interface 001: configure P0.1 as the external interrupt 0 interface 010: configure P0.2 as the external interrupt 0 interface 011: configure P0.3 as the external interrupt 0 interface 100: configure P0.4 as the external interrupt 0 interface 101: configure P0.5 as the external interrupt 0 interface 110: configure P0.6 as the external interrupt 0 interface 111: configure the comparator CMP4 output as an external interrupt 0 interface
[2]	TSDF	The over temperature state bit 0: the current temperature does not exceed the set temperature. 1: the current temperature exceeds the set temperature. This flag bit is often used in conjunction with the temperature protection interrupt flag bit (TSDIF, namely TCON[5]), which reflects the dynamic overtemperature state.
[1]	LVWF	VCC low voltage warning flag The low voltage mark reflects whether the voltage state is low or not

		<p>0: no alarm at present</p> <p>1: current low voltage detection alarm</p>
[0]	LVWIF	<p>VCC low voltage interrupt flag</p> <p>This bit reflects whether a low-voltage event has ever occurred. When the low-power detection interrupt is enabled and the low-power detection interrupt is generated, this bit is set and program enters the interrupt at the same time. The bit is set by hardware, and cleared by software. If Low voltage detection interrupt isn't enabled, this bit will not be set by hardware.</p> <p>0: no event occurred</p> <p>1: low voltage detection alarm occurred</p>

32 FLASH

32.1 Main Feature

- A total of 16 KB Flash ROM;
- Each sector is 128 bytes, a total of 128 sectors;
- The first 127 sectors support sector self-erase/write operation, support online programming and application programming;
- Flash supports sector erase (except the 128th sector);

32.2 FLA_CR: Programmable Control Register

Table 32-1 FLA_CR (0x85)

Bit	7	6	5	4	3	2	1	0
Name	RSV			FLAERR	RSV		FLAERS	FLAWEN
Type	R	R	R	R/W	-	-	R/W	R/W
Reset	0	0	0	0	-	-	0	0

Bit	Name	Description
[7:5]	RSV	Reserved
[4]	FLAERR	Programmable error flag, readable 0: When FLASH autowrites, programming or erasing is successful 1: When FLASH autowrites, programming or erasing is failed
[3:2]	RSV	Reserved
[1]	FLAERS	Sector erase enable 0: Disable 1: Enable Note: Only when FLAWEN is set to 1, FLAERS makes effects
[0]	FLAWEN	Programming enable 0: Disable 1: Enable Note: Only when FLAWEN is set to 1, FLAERS makes effects

32.3 FLA_KEY: FLASH Program Wnlock Register

Table 32-2 FLA_KEY (0x84)

Bit	7	6	5	4	3	2	1	0
Name	FLA_KEY							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
-----	------	-------------

[7:0]	FLA_KEY	<p>FLASH erase/program unlock registers</p> <p>Writing 0x5A and 0x1F sequentially to FLA_KEY turns on the "software programming FLASH" function. If the order is not correct or some other value is written, this function is frozen until the next system reset. Once the lock is unlocked, any action to write FLA_CR will cause FLA_KEY to be locked again.</p> <hr/> <p>Read: the lowest 2 bits reflect the internal state, and the high 6 bits return 0x00:</p> <p>00: locked</p> <p>01:0x5A has been written and is waiting for 0x1F to write</p> <p>11: unlocked</p> <p>10: freezed</p>
-------	---------	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

32.4 FLASH Self-Writing Operation

1. Note:

In order to ensure the safety of the FLASH operation, it is strongly recommended that before self-burn ban all interrupt event to avoid wrong FLASH operation caused by the MOVX instruction in interrupt service routines.

2. The steps of software self-erase FLASH sector:

Step0: clear the bit used for enabling all interrupts, EA.

Step1: write 0x03 to register FLA_CR.

Step2: for unlocking FLASH, write 0x5A, 0x1F into the register FLA_KEY in order

Step3: using MOVX instructions, write any values to the FLASH sector required erasure.

Step4: write 1 to FLA_CR.FLAFACT then enter into the process of software erasure. After instruction execution erasure is completed automatically, and automatically locked again.

3. Self-write data to FLASH by software

Step0: clear the bit used for enabling all interrupts, EA.

Step1: write 0x01 to register FLA_CR.

Step2: for unlocking FLASH, write 0x5A, 0x1F into the register FLA_KEY in order

Step3: using MOVX instructions, write datas to the given FLASH address

Step4: write 1 to FLA_CR.FLAFACT then enter into the process of one byte self-write. After instruction execution data is written, and automatically locked again.

Note:

- 1) In order to ensure the safety of user's program, it's necessary for disabling all interrupts. It can avoid writing to rom_code caused by the MOVX instruction.
- 2) All of the above three kinds of operation of flash, internal circuit need a long time to complete, one erase sector needs around 120 ~150 ms.
- 3) Each sector size of 128 bytes, the final sector (address range: 0x3F80 ~ 0x3FFF) at any time will not be erased. Any instructions in the noprotection area to access (including reading, writing and erasing operation) protected areas, will reset the MCU.

33 CRC (Cyclic Redundancy Check Calculation Unit)

33.1 CRC16 Functional Block Diagram




Figure 33-1 CRC functional block diagram

CRC (cyclic redundancy check unit) is according to the generation of fixed polynomial to get any CRC calculation results of 8 bits of data., as shown in Figure 33-1, CRC receives the 8 bits of data of the CRC_DIN register, 16-bit calculation result will be sent to the internal registers after the completion, through CRCPNT and CRC_DR indirectly access to the internal result registers.

Table 33-1 CRC standard and generator polynomial

Number	CRC Criterion	Generator Polynomial	Hexadecimal
1	CRC12	$x^{12}+x^{11}+x^3+x^2+x+1$	80F
2	CRC16	$x^{16}+x^{15}+x^2+1$	8005
3	CRC16-CCITT-FALSE	$x^{16}+x^{12}+x^5+1$	1021
4	CRC32	$x^{32}+x^{26}+x^{23}+x^{22}+x^{16}+x^{12}+x^{11}+x^{10}+x^8+x^9+x^5+x^4+x+1$	04C11DB7

33.2 CRC16 Generator Polynomial

EU6812/61 selects the generation polynomial based on CRC16-CCITT-FALSE standard: $x^{16}+x^{12}+x^5+1$.

33.3 CRC16 Basic Logic Diagram

Figure 33-2 shows the schematic diagram of serial CRC16 circuit. EU6812/61 is implemented by parallel algorithm, and the result can be calculated with a system clock for each input byte.




Figure 33-3 ROM access partition diagram

See Figure 33-3. The entire ROM consists of 16K bytes divided into 128 sectors numbered sector0 to sector127. Each sector contains 128 bytes per sector. When performing CRC batch calculation, the initial sector value CRC0BEG can be any value between 0x00~0x7F, including 0x00 and 0x7F. The total number CRC0CNT of sectors to be calculated is 0x00~0x7F, including 0x00 and 0x7F.

It should be noted that the value of CRC_BEG should decrease as the value of CRC_CNT increases. For example, if the value of CRC_BEG is 0x7F, the value of CRC_CNT can only be 0x00, that is, the CRC value in the last sector can only be calculated. At this point, if the value of CRC_CNT is set to 0x01 or higher by accident, the CRC controller hardware will automatically limit the number of bytes computed so that the CRC engine only calculates the CRC value of the data in the last sector.

33.5 CRC Register

33.5.1 Control Register: CRC_CR

Table 33-2 CRC_CR (0x4022)

Bit	7	6	5	4	3	2	1	0
Name	RSV			CRCDONE	CRCINI	CRCVAL	AUTOINT	CRCPNT
Type	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	1	0	0	0	0

Bit	Name	Description
[7:5]	RSV	Reserved
[4]	CRCDONE	Automatic CRC calculation completion flag. In the process of automatic CRC calculation mode, the hardware automatically writes 0 to this bit, and the software code will stop executing. In other cases, the hardware automatically sets this position to 1, so when the software reads this bit it always returns 1.

[3]	CRCDINI	<p>CRC results initialization enablement</p> <p>0: invalid initialization</p> <p>1: valid initialization</p> <p>When the software writes 1 to this bit, the hardware does not actually write 1 to this bit, but generates synchronously a high level pulse of a clock cycle to the CRC engine as a condition for CRC result initialization. So whatever value the software writes to this bit, it always returns 0 when it reads it.</p>
[2]	CRCVAL	<p>CRC results initializing selection bit.</p> <p>0: initialize the CRC result to 0x0000</p> <p>1: initialize the CRC result to 0xFFFF</p>
[1]	AUTOINT	<p>CRC automatically calculates enablement.</p> <p>When you write 1 to this bit, the data in a continuous block of Flash is performed automatically CRC calculations. The starting block of calculation is CRC_BEG. A total of CRC_CNT blocks are calculated.</p> <p>Note: before enabling automatic CRC computing, the other bits should be configured before writing 1 to this bit. In other words, this bit cannot be configured with the other bits at the same time.</p>
[0]	CRCPNT	<p>The pointer of CRC result.</p> <p>0: when reading CRC_DR register, the low byte (7-0 bit) of 16-bit CRC result is accessed.</p> <p>1: when reading CRC_DR register, the high byte (15-8 bits) of 16-bit CRC result is accessed.</p>

Note:

As CRC calculation process is divided into two categories, one is a single byte CRC calculation, one is ROM data batch CRC automatic calculation. Writing 1 to the bit[1] of the control register CRC_CR will immediately start the automatic calculation process of CRC. If you want to calculate the CRC value of a single byte written to the CRC_DIN register by software, the bit[1] of the CRC0STA register can only be 0.

33.5.2 Input Data Register: CRC_DIN

Table 33-3 CRC_DIN (0x4021)

Bit	7	6	5	4	3	2	1	0
Name	CRC_DIN							
Type	W.	W.	W.	W.	W.	W.	W.	W.
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	CRC_DIN	<p>CRC module input data.</p> <p>Each time a data is written to this register, the CRC module automatically calculates the new CRC result and overrides the original CRC result according to the input data and the existing CRC result.</p> <p>Note: this register is a virtual register, written data is not saved. 0x00 is returned when this address is read.</p>

33.5.3 Result Output Register: CRC_DR

Table 33-4 CRC0DAT (0x4023)

Bit	7	6	5	4	3	2	1	0
Name	CRC_DR							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:0]	CRC_DR	CRC result output. Each time the register is read or written, the high or low bytes of the CRC result are accessed according to the result pointer CRC0PNT in the control register CRC_CR.

Note:

Since the value of this register is directly determined by software and can be changed by other signals, it is directly placed in the CRC module rather than in the dedicated register.

33.5.4 Automatic Calculation of The Starting Point Register: CRC_BEG

Table 33-5 CRC0BEG (0x4024)

Bit	7	6	5	4	3	2	1	0
Name	RSV	CRC_BEG						
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	RSV	Reserved
[6:0]	CRC_BEG	Automatically computes the ROM starting sector of CRC. For example: if the value of CRC_BEG[7:0] is 1 and 128 bytes per sector size, the automatic CRC calculation begins with the address 1 x 128=128. It actually begins with the first byte of the second Sector.

33.5.5 Automatic Block Count Register: CRC_CNT

Table 33-6 CRC_CNT (0x4025)

Bit	7	6	5	4	3	2	1	0
Name	RSV	CRC_CNT						
Type	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
7	RSV	Reserved
[6:0]	CRC_CNT	Automatic CRC calculation of sector offset. This value defines the offset of the ROM sector from which the CRC value needs to be computed. Through it, you can determine which the end sector of the automatic

		CRC calculation.
--	--	------------------

34 Sleep Mode

34.1 Power Consumption Modes

The chip provides three operating modes: normal mode, standby mode and sleep mode. The different operating modes are selected by setting the value of PCON[IDLE] and PCON[STOP].

The state of the module in various power consumption modes is summarized in Table 34-1.

Table 34-1 Power Mode

Power Mode	Description	Wake-up Source	Power Consumption Performance
Normal	All modules work at full speed except for peripherals that are disabled	NA	Higher power consumption, Best performance
Standby	The CPU clock is gated and the other function modules are turned off or working determined by their control bits. Watchdog Timer is gated	Any interrupt, External Reset/Debug reset	Low power consumption, Flexible performance
Sleep	Flash Deep Sleep. The analog fast clock circuit is turned off and software should ensure that the ADC, FOC, and driver module are disabled before the chip working in this mode. Watchdog Timer is disabled	External Interrupt, RTC interrupt, External Reset/Debug reset	Super low power consumption, Flexible performance

Note: It is recommended to insert 3 empty instructions after entering sleep mode.

```
PCON = 0x02;
```

```
_nop_();
```

```
_nop_();
```

```
_nop_();
```

34.2 PCON Register

Table 34-2 PCON (0x87)

Bit	7	6	5	4	3	2	1	0
Name	RSV		GF3	GF2	GF1	RSV	STOP	IDLE
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:6]	RSV	Reserved
[5]	GF3	Generic flag bit 3
[4]	GF2	Generic flag bit 2
[3]	GF1	Generic flag bit 1
[2]	RSV	Reserved
[1]	STOP	Write 1 to make the chip into sleep mode, it's cleared by hardware after waking up
[0]	IDLE	Write 1 to make the chip into standby mode, it's cleared by hardware after waking up Power consumption modes: {STOP, IDLE} =1x, the system sleeps {STOP, IDLE} =01, the system in the standby state {STOP, IDLE} =00, the system works normally

35 Code Protection




Figure 35-1 Step 1 of Code protection




Figure 35-2 Code protection on full protection mode




Figure 35-3 Code protection on local protection mode

EU6812/61 supports users to protect intellectual property rights of code burned into FLASH. Methods and steps are as follows:

Step 1:

Open the 8051 IDE tool, go to Target Options and select the Debug TAB before compiling. Select as shown in Figure 35-1 and click Settings to go to the next setting.

Step 2:

Select and set as shown in Figure 35-2, and click OK. Then compile the project and download the .bin file. After burning to FLASH, you can achieve code protection.

It should be noted that the chip has both full code protection mode and local code protection mode. As shown in Figure 35-2, the chip is set to full code protection mode, and all code in FLASH will be protected after setting. As shown in Figure 35-3, the protection mode is set to local code protection mode. After setting the protection mode, only protect the sectors from SECTOR 0 to END SECTOR. The last SECTOR is always protected in any case.

The size of each sector is 128 bytes.

36 Config Register

36.1 CCFG Customer Config Register

36.1.1 CCFG1:CK_RST_CFG

Table 36-1 CCFG1 (0x401E)

Bit	7	6	5	4	3	2	1	0
Name	LVDENB	LVWIE	WDTEN	RSV		FCK_SEL		RSV
Type	R/W	R/W	R/W	R	R	R/W	R/W	R
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7]	LVDENB	Low voltage reset detection enabled 0: enable. If VDD5 is lower than the threshold voltage set by LVRSEL, the system is reset. 1: closed Note: The low-voltage detection function is divided into two parts: one is low-voltage reset detection. Once VDD5 is detected to be lower than the threshold voltage set by LVRSEL, the chip will reset. Second, low-voltage alarm function. Once the system detects that VCC is lower than the threshold voltage set by LVWSEL, low-voltage alarm interruption will be generated. If any of the above functions are required to work, LVDENB must be set to 0 (this is, enable low-voltage reset detection function). And low voltage alarm interrupts are controlled by low voltage alarm interrupt enablement.
[6]	LVWIE	VCC low voltage alarm interrupts enabling, and LVWSEL sets the VCC early warning voltage threshold. 0: disable. 1: enable. If low voltage alarm interrupt is needed to enable, it must also enable low voltage reset detection circuit (i.e. LVDENB=0).
[5]	WDTEN	Watch-dog enablement 0: Disable 1: Enable
[4:3]	RSV	Reserved
[2:1]	FCK_SEL	System clock frequency selection 00: 24MHz 01: 12MHz 10: 6MHz 11: 3MHz
[0]	RSV	Reserved

This register can be accessed directly by software. The recommended way is to set it up for initialization in the IDE tool first, and after setting it up, software doesn't have to write it again.

36.1.2 CCFG2: RST_MOD

This register is set only through IDE tools. After setting this register, relevant register values are compiled and generated to merge with ROM_CODE to generate burn file BIN file. This register is not writable in software, but its value can be read.

Table 36-2 CFG2 (0x401D)

Bit	7	6	5	4	3	2	1	0
Name	LVRSEL		WDTBTEN	WDTRSTEN	RSV		LVWSEL	
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit	Name	Description
[7:6]	LVRSEL	Low voltage reset voltage selector. The low voltage reset detects the voltage value of VDD5. 00: the corresponding VDD5 reset voltage is 2.8V; 01: the corresponding VDD5 reset voltage is 3.0V; 10: the corresponding VDD5 reset voltage is 3.5V; 11: the corresponding VDD5 reset voltage is 3.8V.
[5]	WDTBTEN	1: BOOT is started when watch-dog is reset
[4]	WDTRSTEN	Enable watch-dog overflow reset: 1: digital reset is triggered after overflow
[3:2]	RSV	Reserved
[1:0]	LVWSEL	Low voltage warning voltage selector. Low voltage early warning detects the VCC voltage value. 00: the corresponding VCC warning voltage is 7V; 01: the corresponding VCC warning voltage is 8V; 10: the corresponding VCC warning voltage is 9V; 11: the corresponding VCC warning voltage is 10V.

Copyright Note

Copyright by Fortior Technology Co., Ltd. All Rights Reserved.

Right to make changes —Fortior Technology Co., Ltd. reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. The information contained in this manual is provided for the general use by our customers. Our customers should ensure that they take appropriate action so that their use of our products does not infringe upon any patents. It is the policy of Fortior Technology Co., Ltd. to respect the valid patent rights of third parties and not to infringe upon or assist others to infringe upon such rights.

This manual is copyrighted by Fortior Technology Co., Ltd. You may not reproduce, transmit, transcribe, store in a retrieval system, or translate into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of this publication without the expressly written permission from Fortior Technology Co., Ltd. You may not alter or remove any copyright or other notice from copies of this content.

If there are any differences between the Chinese and the English contents, please take the Chinese version as the standard.

Fortior Technology Co., Ltd.

(Singapore): 1003 Bukit Merah Central, #04-22, INNO Center,(s)159836

Customer service:info@fortiortech.com

URL: <http://www.fortiortech.com/global/>

Contained herein

Copyright by Fortior Technology Co., Ltd. all rights reserved.