

FCD4N60E2

N-CHANNEL POWER MOSFET

Features

- Super Junction Technology
- Fast body diode eliminates the need for external diode in ZVS applications.
- Lower gate charge results in simpler drive requirements
- Higher gate voltage threshold offers improved noise Immunity
- Low on-resistance
- RoHS compliant



Applications

- Motor control
- Uninterruptible power supplies
- Zero voltage switching SMPS

Ordering Information

Product Number	FCD4N60E2
Package	TO252
Marking	FCD4N60E2
Packing	Tape & Reel
Quantity	2500

V_{DSS}	600	V
I_D	4	A
T_{rr}	88	ns
$R_{DS(ON)Typ}$	0.92	Ω



Absolute Maximum Ratings (T_c= 25°C, unless otherwise specified)

PARAMETER	SYMBOL	RATING	UNIT
Drain-Source Voltage	V_{DSS}	600	V
Continuous Drain Current	I_D	4	A
Continuous Drain Current T _C = 100 °C	I_D	2.5	A
Pulsed Drain Current	I_{DM} ①	12	A
Gate-Source Voltage	V_{GS}	±30	V
Avalanche Energy, Single Pulse	E_{AS} ②	190	mJ
Avalanche Energy, Repetitive	E_{AR} ①	68	mJ
Avalanche Current, Repetitive	I_{AR} ①	1.2	A
Power Dissipation	P_D	64.4	W

PARAMETER	SYMBOL	RATING	UNIT
Peak Diode Recovery dv/dt	dv/dt ③	3.5	V/ns
Junction Temperature	T _J	150	°C
Storage Temperature Range	T _{stg}	-55 to 150	°C

* Drain current is limited by maximum junction temperature

Electrical Characteristics (T_c= 25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	VALUE			UNIT
			MIN	TYP	MAX	
Drain-source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250μA	600			V
Breakdown Voltage Temperature Coefficient	ΔBV _{DSS} /ΔT _J	I _D =250μA, Referenced to 25°C		0.6		V/°C
Gate Threshold Voltage	V _{GS(TH)}	V _{GS} =V _{DS} , I _D =250μA	3.0		5.0	V
Drain-Source Leakage Current	I _{DSS}	V _{DS} =600V, V _{GS} =0V, T _C =25°C			1	μA
		V _{DS} =600V, V _{GS} =0V, T _C =125°C			100	μA
Forward Transconductance	G _{fs}	V _{DS} =20V, I _D =2A		3.5		S
Gate-Body Leakage Current	I _{GSS}	V _{DS} =0V, V _{GS} =±30V			±100	nA
Drain-Source On Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =2A		0.92	1.1	Ω
Gate Resistance	R _g	f=1MHz, open drain		10.5		Ω
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} =100V f=1.0MHZ		328		pF
Output Capacitance	C _{oss}			18		
Reverse Transfer Capacitance	C _{rss}			0.2		
Turn-On Delay Time	T _{d(on)}	V _{DD} =300V, V _{GS} =10V I _D =4A, R _G =25Ω ④		17.4		ns
Rise Time	T _r			31.2		
Turn -Off Delay Time	T _{d(off)}			33.0		
Fall Time	T _f			45.8		
Total Gate Charge	Q _g	I _D =4A, V _{DS} =480V V _{GS} =10V ④		8.8		nC
Gate-Source Charge	Q _{gs}			2.9		nC
Gate-Drain Charge	Q _{gd}			3.0		nC

Source-Drain Diode Characteristics (T_c= 25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	VALUE			UNIT
			MIN	TYP	MAX	
Source-Drain Current	I _{SD}	T _c =25°C			4	A
Pulsed Source-Drain Current	I _{SDM}				12	A
Diode Forward Voltage	V _{SD}	I _{SD} =4A, V _{GS} =0V			1.4	V
Reverse Recovery Time	T _{rr}	I _{SD} =4A, di/dt=100A/μs		88		ns
Reverse Recovery Charge	Q _{rr}			250		nC
Reverse Recovery Current	I _{rr}			5.4		A

Thermal Characteristics

PARAMETER	SYMBOL	VALUE	UNIT
Thermal Resistance Junction-case	R _{thJC}	1.94	°C /W
Thermal Resistance Junction-ambient	R _{thJA}	98.9	°C /W

Notes:

- ① Repetitive rating: Pulse width is limited by maximum junction temperature
- ② I_{AS} =2A, V_{DD} = 50V, R_G=25Ω, starting T_J = 25°C
- ③ I_{SD} ≤ 4A, di/dt ≤ 100A/us, V_{DD} ≤ B_VD_{SS}, starting T_J =25°C
- ④ Pulse Test: Pulse width ≤ 300μs, duty cycle ≤ 2%



















Electrical Characteristic Curves


Fig7. Gate Charge Characteristics

Fig8. Capacitance Characteristics

Fig9. On-State Current vs Diode Forward Voltage

Fig10. Safe Operating Area

Fig11. Transient Thermal Response Curve


Test Circuit and Waveform


Package Information

SYMBOL	Value (mm)		SYMBOL	Value (mm)	
	Min	Max		Min	Max
A	2.18	2.39	E1	4.32	—
A1	—	0.13	e	2.29 BSC	
b	0.70	0.89	H	9.40	10.41
b1	0.70	0.86	L	1.40	1.78
b2	0.76	1.14	L1	2.60	2.90
b3	4.95	5.46	L2	0.51 BSC	
c	0.46	0.61	L3	1.65	1.95
c1	0.41	0.56	L4	0.60	0.90
c2	0.46	0.89	L5	0.89	1.27
D	5.97	6.22	θ	1°	5°
D1	5.21	—	$\theta 1$	7° REF	
E	6.35	6.73	ϕ	1.20 REF	


 Option(1)
Standard PAD

 Option(2)
Large PAD

Copyright Notice

Copyright by Fortior Technology (Shenzhen) Co., Ltd. All Rights Reserved.

Right to make changes —Fortior Technology (Shenzhen) Co., Ltd reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. The information contained in this manual is provided for the general use by our customers. Our customers should be aware that the personal computer field is the subject of many patents. Our customers should ensure that they take appropriate action so that their use of our products does not infringe upon any patents. It is the policy of Fortior Technology (Shenzhen) Co., Ltd. to respect the valid patent rights of third parties and not to infringe upon or assist others to infringe upon such rights.

This manual is copyrighted by Fortior Technology (Shenzhen) Co., Ltd. You may not reproduce, transmit, transcribe, store in a retrieval system, or translate into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of this publication without the expressly written permission from Fortior Technology (Shenzhen) Co., Ltd.

Fortior Technology (Shenzhen) Co., Ltd.

Room203,2/F, Building No.11, Keji Central Road2,
SoftwarePark, High-Tech Industrial Park, Shenzhen, P.R. China 518057
Tel: 0755-26867710
Fax: 0755-26867715
URL: <http://www.fortiortech.com>

Contained herein

Copyright by Fortior Technology (Shenzhen) Co., Ltd all rights reserved.